• Title/Summary/Keyword: Frequency Compensation

Search Result 862, Processing Time 0.026 seconds

Synchronization performance optimization using adaptive bandwidth filter and average power controller over DTV system (DTV시스템에서 평균 파워 조절기와 추정 옵셋 변화율에 따른 대역폭 조절 필터를 이용한 동기 성능 최적화)

  • Nam, Wan-Ju;Lee, Sung-Jun;Sohn, Sung-Hwan;Kim, Jae-Moung
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.44 no.5
    • /
    • pp.45-53
    • /
    • 2007
  • To recover transmitted signal perfectly at DTV receiver, we have to acquire carrier frequency synchronization to compensate pilot signal which located in wrong position and rotated phase. Also, we need a symbol timing synchronization to compensate sampling timing error. Conventionally, to synchronize symbol timing, we use Gardner's scheme which used in multi-level signal. Gardner's scheme is well known for its sampling the timing error signal from every symbol and it makes easy to detect and keep timing sync in multi-path channel. In this paper, to discuss the problem when the received power level is out of range and we cannot get synchronization information. With this problem, we use 2 step procedures. First, we put a received signal power compensation block before Garder's timing error detector. Second, adaptive loop filter to get a fast synchronization information and averaging loop filter's output value to reduce the amount of jitter after synchronization in PLL(Phased Locked Loop) circuit which is used to get a carrier frequency synchronization and symbol timing synchronization. Using the averaging value, we can estimate offset. Based on offset changing ratio, we can adapt adaptive loop filter to carrier frequency and symbol timing synchronization circuit.

A CP Detection Based SSS Detection Method for Initial Cell Search in 3GPP LTE FDD/TDD Dual Mode Downlink Receiver (3GPP LTE FDD/TDD 듀얼 모드 하향링크 수신기에서 초기 셀 탐색을 위한 CP 검출 기반의 SSS 검출 기법)

  • Kim, Jung-In;Jang, Jun-Hee;Choi, Hyung-Jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.1C
    • /
    • pp.113-122
    • /
    • 2010
  • In this paper, we propose a CP (Cyclic Prefix) detection based SSS (Secondary Synchronization Signal) detection method for initial cell search in 3GPP LTE (3rd Generation Partnership Project Long Term Evolution) FDD/TDD (Frequency Division Duplex/Time Division Duplex) dual mode downlink receiver. In general, a blind coherent SSS detection method which can detect SSS without CP detection is applied. However, coherent detection method caused performance degradation by channel compensation error at high speed environment because it uses estimated CFR (Channel Frequency Response) at PSS (Primary Synchronization Signal), and it can be more serious problem in TDD mode due to increased distance between PSS and SSS. Also blind detectionhas the drawback of high computational complexity. Therefore, we proposed a CP type pre-decision structure with non-coherent SSS detection which has stable operation in high speed channel environments for 3GPP LTE TDD mode as well as FDD mode, and can reduce computational complexity by applying CP detection before SSS detection. Simulation results show that the proposed method has stable operation for 3GPP LTE TDD/FDD dual mode downlink receiver in various channel environments.

Analysis on Spectral Regrowth of Bandwidth Expansion Module by Quadrature Modulation Error in Digital Chirp Generator (디지털 첩 발생기에서의 직교 변조 오차에 의한 대역 확장 모듈에서의 스펙트럴 재성장 분석)

  • Kim, Se-Young;Sung, Jin-Bong;Lee, Jong-Hwan;Yi, Dong-Woo
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.21 no.7
    • /
    • pp.761-768
    • /
    • 2010
  • This paper presents an effective method to achieve the wideband waveform for high resolution SAR(Synthetic Aperture Radar) using the frequency multiplication technique. And also this paper analyzes the root causes for the spectral regrowth due to 3rd-order intermodulation in chirp bandwidth expansion scheme using quadrature modulator and frequency multipliers. The amplitude and phase imbalance requirement are defined based on the simulation results in terms of quadrature channel imbalance. This minimizes the degradation of range resolution, peak sidelobe ratio and integrated sidelobe ratio. The wideband chirp generator using the frequency multiplier and memory map scheme was manufactured and the compensation technique was presented to reduce the spectral regrowth of SAR waveform by minimizing the amplitude and phase imbalance. After I and Q channel imbalance adjustment, the carrier level reduces -28.7 dBm to -53.4 dBm. Chirp signal with 150 MHz bandwidth at S-band expands to 600 MHz bandwidth at X-band. The sidelobe levels are reduced by about 8 to 9 dB by compensating the amplitude balance between I and Q channels.

Design & Fabrication of an InGaP/GaAs HBT MMIC Power Amplifier for IMT-2000 Handsets (IMT-2000 단말기용 InGaP/GaAs HBT MMIC 전력증폭기 설계 및 제작)

  • 채규성;김성일;이경호;김창우
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.28 no.11A
    • /
    • pp.902-911
    • /
    • 2003
  • Using InGaP/GaAs HBT power cells with a 2.0${\times}$20$\mu\textrm{m}$$^2$ emitter area of a unit HBT, a two stage MMIC power amplifier has been developed for IMT-2000 handsets. An active-bias circuit has been used for temperature compensation and reduction in the idling current. Fitting on measured S-parameters of the HBT cells, circuit elements of HBT's nonlinear equivalent model have been extracted. The matching circuits have been designed basically with the extracted model. A two stage HBT MMIC power amplifier fabricated using ETRI's HBT process. The power amplifier produces an 1-㏈ compressed output power(P$\_$l-㏈/) of 28.4 ㏈m with 31% power added efficiency(PAE) and 23-㏈ power gain at 1.95 GHz in on-wafer measurement. Also, the power amplifier produces a 26 ㏈m output power, 28% PAE and a 22.3-㏈ power gain with a -40 ㏈c ACPR at a 3.84 ㎒ off-center frequency in COB measurement.quency in COB measurement.

Study on the Market Segmentation of inpatients (입원환자 시장세분화에 관한 연구)

  • Lee, Eun-Whan
    • Korea Journal of Hospital Management
    • /
    • v.17 no.2
    • /
    • pp.21-33
    • /
    • 2012
  • Purpose : This study aims to suggest application of patients DB to hospital marketing by performing market segmentation and selecting target market. Consequently help to establish suited strategy of marketing. Method : 14,072 patients hospitalized in a University Medical Center were recruited into this study. In order to classify the customer groups, cluster analysis was used with RFM(Recency, Frequency, Monetary) model, and 1-way ANOVA verified the differences among groups. And then, sociodemographical status, healthcare utilization and diagnosis(ICD-10) of each group were compared to draw a marketing strategy. Results : Four groups were classified through clustering analysis, and'high use and high profit' and'low use and high profit' groups were selected as a target market. The features of target market were as follows, the female proportion was high; used a private room; hospitalized through the emergency room; had operation; length of stay was long; had many comorbidity and cooperative treatment. There was difference in each feature of target market: as for the'high use and high profit' group, many patients were diagnosed with 'certain infectious and parasitic diseases'; and as for the'low use and high profit'group, the proportion of patients who purchased'industrial accident compensation insurance'and'auto insurance'was relatively high; many patients were diagnosed with'Injury, poisoning and certain other consequences of external causes'. Conclusion : It is needed to establish'positioning' strategy by monitoring and communicating with'high use and high profit' group. And for the case of'low use and high profit' group, it is necessary to make a follow-up management and lead them to have a medical check-up.

  • PDF

An Application of the Genetic Algorithm for the Input Shaper on the High Order System (입력 성형기의 고차 시스템 적용을 위한 GA활용)

  • Jeong, Hwang Hun;Yun, So Nam;Lee, Sang Hun
    • Journal of Drive and Control
    • /
    • v.17 no.2
    • /
    • pp.1-8
    • /
    • 2020
  • Recently, industrial systems are becoming quicker and lighter to enable the reduction of energy consumption and increase productivity. So the latest systems are more flexible and rapid than the previous systems. But, with this improvement, another problem has emerged, such as the increase in residual vibration when a system is started or stopped. The input shaper is a command generation method that can remove residual vibration. It can provide a solution to the problem of residual vibration in industrial systems. However, it is difficult to generate the input shaper in high order systems, such as a typical industrial system because the input shaper is induced from the system's vibration characteristics. This study focused on the extra insensitivity shaper that can compensate for the system's modeling error such as input dynamics, and the high order's system affection. A genetic algorithm was deployed to adjust a vibration limitation for the extra insensitivity of the input shaper. A plant is a low damping system that includes one zero and a pole. The fitness functions are an error signal of the system's response with normalized frequency variations. Verification of the suggested system is satisfied by comparison between the zero vibration derivative input shaper's response and the suggested one.

Design of a High-Efficiency CMOS DC-DC Boost Converter Using a Current-Sensing Feedback Method (전류 감지 Feedback 기법을 사용한 고효율 CMOS DC-DC Boost 변환기의 설계)

  • Jung Kyung-Soo;Yang Hui-Kwan;Cha Sang-Hyun;Lim Jin-Up;Choi Joong-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.9 s.351
    • /
    • pp.23-30
    • /
    • 2006
  • This paper presents a design of a high-efficiency CMOS DC-DC boost converter using a current-sensing feedback method. High-precision current-sensing circuity is incorporated in order to sense the current flowing in the inductor, which determines the switching scheme of the pulse-width modulation. The external components or large chip area for the frequency compensation can be avoided while maintaining the stable operations of the converter. Various input/output voltage levels can be available through the external resistor strings. The designed DC-DC converter is fabricated in a 0.18-um CMOS technology with a thick-gate oxide option. The converter shows the maximum efficiency over 90% for the output voltage of 3.3V and load current larger than 200mA. The load regulation is 1.15% for the load current change of 100mA.

A Real-Time Embedded Speech Recognition System

  • Nam, Sang-Yep;Lee, Chun-Woo;Lee, Sang-Won;Park, In-Jung
    • Proceedings of the IEEK Conference
    • /
    • 2002.07a
    • /
    • pp.690-693
    • /
    • 2002
  • According to the growth of communication biz, embedded market rapidly developing in domestic and overseas. Embedded system can be used in various way such as wire and wireless communication equipment or information products. There are lots of developing performance applying speech recognition to embedded system, for instance, PDA, PCS, CDMA-2000 or IMT-2000. This study implement minimum memory of speech recognition engine and DB for apply real time embedded system. The implement measure of speech recognition equipment to fit on embedded system is like following. At first, DC element is removed from Input voice and then a compensation of high frequency was achieved by pre-emphasis with coefficients value, 0.97 and constitute division data as same size as 256 sample by lapped shift method. Through by Levinson - Durbin Algorithm, these data can get linear predictive coefficient and again, using Cepstrum - Transformer attain feature vectors. During HMM training, We used Baum-Welch reestimation Algorithm for each words training and can get the recognition result from executed likelihood method on each words. The used speech data is using 40 speech command data and 10 digits extracted form each 15 of male and female speaker spoken menu control command of Embedded system. Since, in many times, ARM CPU is adopted in embedded system, it's peformed porting the speech recognition engine on ARM core evaluation board. And do the recognition test with select set 1 and set 3 parameter that has good recognition rate on commander and no digit after the several tests using by 5 proposal recognition parameter sets. The recognition engine of recognition rate shows 95%, speech commander recognizer shows 96% and digits recognizer shows 94%.

  • PDF

Preprocessing Algorithm for Enhancement of Fingerprint Identification (지문이미지 인증률 향상을 위한 전처리 알고리즘)

  • Jung, Seung-Min
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.44 no.3
    • /
    • pp.61-69
    • /
    • 2007
  • This paper proposes new preprocessing algorithm to extract minutiae in the process of fingerprint recognition. Fingerprint images quality enhancement is a topic phase to ensure good performance in a topic phase to ensure good performance in a Automatic Fingerprint Identification System(AFIS) based on minutiae matching. This paper proposes an algorithm to improve fingerprint image preprocessing to extract minutiae accurately based on directional filter. We improved the suitability of low quality fingerprint images to better suit fingerprint recognition by using valid ridge vector and ridge probability of fingerprint images. With the proposed fingerprint improvement algorithm, noise is removed and presumed ridges are more clearly ascertained. The algorithm is based on five step: computation of effective ridge vector, computation of ridge probability, noise reduction, ridge emphasis, and orientation compensation and frequency estimation. The performance of the proposed approach has been evaluated on two set of images: the first one is self collected using a capacitive semiconductor sensor and second one is DB3 database from Fingerprint Verification Competition (FVC).

A Study on Analysis Electrical Characteristics of Cable Lenght change about area Boundary of UM71C Audio Frequency Track Circuit (고속철도 AF궤도회로경계구간 케이블길이 변화에 따른 전기특성 분석연구)

  • Choi, Jae Sik;Kim, Hie Sik;Park, Ju Hun;Kim, Bum Gon
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.16 no.7
    • /
    • pp.4849-4854
    • /
    • 2015
  • It has been often occurred for the outside components(BU, SVaC, DB) of UM71c AF track circuits to be broken down caused by some pieces of falling ice in the winter time or by infrastructure repairing equipments while facility maintenance works since 2004, opening of Kyeongbu High Speed Rail Express. In this paper, we proposed that we could move the outside components of UM71c track circuit out of wayside from present place. Then we can assure that the life time of those components would be extended. So we simulated the electrical characteristics by changing cable length using MATLAB Simulinks and we designed the compensation capacitor. Also, we obtained the same results as those of simulation by field demonstration test on site. The design specifications obtained from this field verification test could be applied in the absent section of track circuit, if only have a little more intensified research to compensate changed electrical characteristics and to redesign inner impedance of the track circuit.