• Title/Summary/Keyword: Field Effect Mobility

Search Result 517, Processing Time 0.023 seconds

Electrical and Optical Properties of In-Ga-Zn-O Thin Films for TTFTs

  • Kim, Ji-Hong;Lee, Won-Yong;Moon, Byung-Moo;Koo, Sang-Mo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.309-309
    • /
    • 2009
  • In-Ga-Zn-O (IGZO) has drawn much attention as a compatible material for transparent thin film transistors (TTFT) channel layer due to its high mobility and optical transparency at low processing temperatures. In this work, we investigated the effect of oxygen ambient on structural, electrical and optical properties of amorphous In-Ga-Zn-O (IGZO) thin films by using pulsed laser deposition (PLD). The films were deposited at various oxygen pressures and the structural, electrical and optical properties were investigated. X-ray diffraction (XRD) analysis showed that amorphous IGZO films were grown at all oxygen pressures. The surface morphology and optical properties with various oxygen pressures were studied by field emission scanning electron microscopy (FE-SEM) and UV-VIS spectroscopy, respectively. The grain boundary was observed more apparently and the calculated optical band gap became larger as oxygen pressure increased. To examine the electrical properties, Hall-effect measurements were carried out. The films showed high mobility.

  • PDF

Preparation of Bismuth Thin Films by RF Magnetron Sputtering and Study on Their Electrical Transport Properties (RF 마그네트론 스퍼터링을 이용한 Bismuth 박막의 제조와 그 전기적 특성 연구)

  • Kim Dong-Ho;Lee Gun-Hwan
    • Journal of the Korean institute of surface engineering
    • /
    • v.38 no.1
    • /
    • pp.7-13
    • /
    • 2005
  • Bismuth thin films were prepared on glass substrate with RF magnetron sputtering and effects of substrate temperature on surface morphology and their electrical transport properties were investigated. Grain growth of bismuth after nucleation and the onset of coalescense of grains at 393 K were observed with field emission secondary electron microscopy. Continuous thin films could not be obtained above 473 K because of grain segregation and island formation. Hall effect measurements showed that substrate heating yields the decrease of carrier density and the increase of mobility. Resistivity of bismuth film has its minimum (about 0.7 x 10/sup -3/ Ωcm) in range of 403~433 K. Annealing of bismuth films deposited at room temperature was carried out in a radiation furnace with flowing hydrogen gas. The change of resistivity was not significant due to cancellation of the decrease of carrier density and the increase of mobility. The abrupt change of electrical properties of film annealed above 523 K was found to be caused by partial oxidation of bismuth layer in x-ray diffraction analysis.

Hall Effect of $FeSi_2$ Thin Film by Temperture ($FeSi_2$ 박막 홀 효과의 온도의존성)

  • Lee, Woo-Sun;Kim, Hyung-Gon;Kim, Nam-Oh;Chung, Hun-Sang
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.11b
    • /
    • pp.230-233
    • /
    • 2001
  • FeSi2/Si Layer were grown using FeSi2, Si wafer by the chemical transport reactio nmethod. The directoptical energy gap was found to be 0.871eV at 300 K. The Hall effect is a physical effect arising in matter carrying electric current inthe presence of a magnetic field. The effect is named after the American physicist E. H. Hall, who discovered it in 1879. IN this paper, we study electrical properties of FeSi2/Si layer. And then we measured Hall coefficient Hall mobility, carrier density and Hall voltage according to variation magnetic field and temperature, Because of important part for it applicationVarious phase of silicide is formed at the metal-Si interface when transition metal contacts to Si. Silicides belong to metallic or semiconducting according to their electrical and optical properties. Metallic silicides are used as gate electrodes or interconnections in VLSI devices. Semiconducting silicides can be used as a new material for IR detectors because of their narrow energy band gap.

  • PDF

Hall Effect of $FeSi_2$ Thin Film by Temperature ($FeSi_2$박막 홀 효과의 온도의존성)

  • 이우선;김형곤;김남오;정헌상
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.11a
    • /
    • pp.230-233
    • /
    • 2001
  • FeSi$_2$ Layer were grown using FeSi$_2$, Si wafer by the chemical transport reaction method. The directoptical energy gap was found to be 0.87leV at 300 K. The Hall effect is a Physical effect arising in matter carrying electric current in the presence of a magnetic field. The effect is named after the American physicist E.H. Hall, who discovered it in 1879. In this paper, we study electrical properties of FeSi$_2$/Si layer. And then we measured Hall coefficient Hall mobility, carrier density and Hall voltage according to variation magnetic field and temperature, Because of important part for it application various phase of silicide is formed at the metal-Si interface when transition metal contacts to Si. Silicides belong to metallic or semiconducting according to their electrical and optical properties. Metallic silicides are used as gate electrodes or interconnections in VLSI devices. Semiconducting silicides can be used as a new material for IR detectors because of their narrow energy band gap.

  • PDF

In doped ZTO 기반 산화물 반도체 TFT 소자의 CuCa 전극 적용에 따른 특성 변화 및 신뢰성 향상

  • Kim, Sin;O, Dong-Ju;Jeong, Jae-Gyeong;Lee, Sang-Ho
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2015.08a
    • /
    • pp.167.2-167.2
    • /
    • 2015
  • 고 이동도(~10 cm/Vs), 낮은 공정온도 및 높은 투과율 등의 특성을 갖는 산화물 반도체는 저 소비전력, 대면적화 및 고해상도 LCD Panel에 적합한 재료로서 현재 일부 Mobile Panel 및 TFT-LCD Panel의 양산에 적용되고 있으나, 향후 UHD급(4 K, 8 K)의 대형, 고해상도 Panel에의 적용을 위해서는 30 cm2/Vs 이상의 고 이동도 재료의 개발 및 저 저항 배선의 적용에 따른 소자 신뢰성의 개선이 필요하다. Cu는 대표적인 저 저항 배선 재료로 일부 양산에 적용되고 있으나, Cu 전극과 산화물 반도체의 계면에서 Cu원자의 확산 및 Cu-O 층의 형성에 의한 소자 특성 저하의 문제가 있다. 본 연구에서는 고 이동도의 In doped-ZTO계 산화물 반도체를 기반으로 채널 층과 Cu source-Drain layer의 계면에서의 Cu element의 거동 및 TFT 소자 특성과의 상관관계를 고찰하고, 계면에 형성된 Cu-O layer에 대해 높은 전자 친화도를 갖는 Ca element를 첨가에 의한 TFT 소자 특성의 변화를 관찰하였다. 본 연구에서는 이러한 효과로 인한 소자 신뢰성의 향상을 기대하였으며, 우선 In doped-ZTO 채널 층에 Cu와 CuCa 2at% source-drain을 적용한 TFT 특성을 확인하였다. 그 결과, Cu는 Field-effect mobility: ~17.67 cm2/Vs, Sub-threshold swing: 0.76 mV/decade 및 Vth:, 4.40 V의 결과가 얻어졌으며 CuCa 2at%의 경우 Field-effect mobility: ~17.84 cm2/Vs, Sub-threshold swing: 0.86 mV/decade 및 Vth:, 5.74 V의 결과가 얻어졌다. 소자신뢰성 측면에서도 Bias Stress의 변화량 ${\delta}Vth$의 경우 Cu : 4.48 V에 대해 CuCa 2at% : 2.81 V로 ${\delta}Vth$:1.67 V의 개선된 결과를 얻었다.

  • PDF

Highly Improved Electrical Properties of A1/CaF2/Diamond MISFET Fabricated by Ultrahigh Vacuum Process and Its Application to Inverter Circuit (초고진공 프로세스에 의해 제작된 A/CaF2/Diamond MISFET의 개선된 전기적 특성과 인버터회로에의 응용)

  • Yun, Young
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.14 no.5
    • /
    • pp.536-541
    • /
    • 2003
  • In order to avoid oxygen contamination on the diamond surface as far as possible during the device process, the A1/Ca $F_2$/diamond MISFET(metal-insulator-semiconductor field-effect transistor) was prepared by ultrahigh vacuum process and its electrical properties were investigated. The surface conductive layer of fluorinated diamond surface was employed for the conducting channel of the MISFET. The observed effective mobility(${\mu}$e$\_$ff/) of the MISFET was 300 c $m^2$/Vs, which is the highest value obtained until now in the diamond FET. Besides, the measured surface state density of the device was ∼10$\^$11//c $m^2$ eV, which is comparable with conventional Si MOSFET$\_$s/(metal-oxide-semiconductor field-effect-transistors). This work is the first report of the fluorinated diamond MISFET prepared by ultrahigh vacuum process and its application to inverter circuit.

Formation of PVP- Based Organic Insulating Layers and Fabrication of OTFTs (PVP-기반 유기 절연막 형성과 OTFT 제작)

  • Jang, Ji-Geun;Seo, Dong-Gyoon;Lim, Yong-Gyu
    • Korean Journal of Materials Research
    • /
    • v.16 no.5
    • /
    • pp.302-307
    • /
    • 2006
  • The formation and processing of organic insulators on the device performance have been studied in the fabrication of organic thin film transistors (OTFTs). The series of polyvinyls, poly-4-vinyl phenol(PVP) and polyvinyltoluene (PVT), were used as solutes and propylene glycol monomethyl ether acetate(PGMEA) as a solvent in the formation of organic insulators. The cross-linking of organic insulators was also attempted by adding the thermosetting material, poly (melamine-co-formaldehyde) as a hardener in the compound. The electrical characteristics measured in the metal-insulator-metal (MIM) structures showed that insulating properties of PVP layers were generally superior to those of PVT layers. Among the layers of PVP series: PVP(10 wt%) copolymer, 5 wt% cross-linked PVP(10 wt%), PVP(20 wt%) copolymer, 5 wt% cross-linked PVP(20 wt%) and 10 wt% cross-linked PVP(20 wt%), the 10 wt% cross-linked PVP(20 wt%) layer showed the lowest leakage current characteristics. Finally, inverted staggered OTFTs using the PVP(20 wt%) copolymer, 5 wt% cross-linked PVP(20 wt%) and 10 wt% cross-linked PVP(20 wt%) as gate insulators were fabricated on the polyether sulphone (PES) substrates. In our experiments, we could obtain the maximum field effect mobility of 0.31 $cm^2/Vs$ in the device from 5 wt% cross-linked PVP(20 wt%) and the highest on/off current ratio of $1.92{\times}10^5$ in the device from 10 wt% cross-linked PVP(20 wt%).

Low voltage operating $InGaZnO_4$ thin film transistors using high-k $MgO_{0.3}BST_{0.7}$ gate dielectric (고유전 $MgO_{0.3}BST_{0.7}$ 게이트 절연막을 이용한 $InGaZnO_4$ 기반의 트랜지스터의 저전압 구동 특성 연구)

  • Kim, Dong-Hun;Cho, Nam-Gyu;Chang, Young-Eun;Kim, Ho-Gi;Kim, Il-Doo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.40-40
    • /
    • 2008
  • $InGaZnO_4$ based thin film transistors (TFTs) are of interest for large area and low cost electronics. The TFTs have strong potential for application in flat panel displays and portable electronics due to their high field effect mobility, high on/off current ratios, and high optical transparency. The application of such room temperature processed transistors, however, is often limited by the operation voltage and long-tenn stability. Therefore, attaining an optimum thickness is necessary. We investigated the thickness dependence of a room temperature grown $MgO_{0.3}BST_{0.7}$ composite gate dielectric and an $InGaZnO_4$ (IGZO) active semiconductor on the electrical characteristics of thin film transistors fabricated on a polyethylene terephthalate (PET) substrate. The TFT characteristics were changed markedly with variation of the gate dielectric and semiconductor thickness. The optimum gate dielectric and active semiconductor thickness were 300 nm and 30 nm, respectively. The TFT showed low operating voltage of less than 4 V, field effect mobility of 21.34 cm2/$V{\cdot}s$, an on/off ratio of $8.27\times10^6$, threshold voltage of 2.2 V, and a subthreshold swing of 0.42 V/dec.

  • PDF

Influence of gate insulator treatment on Zinc Oxide thin film transistors.

  • Kim, Gyeong-Taek;Park, Jong-Wan;Mun, Yeon-Geon;Kim, Ung-Seon;Sin, Sae-Yeong
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2010.05a
    • /
    • pp.54.2-54.2
    • /
    • 2010
  • 최근까지는 주로 비정질 실리콘이 디스플레이의 채널층으로 상용화 되어왔다. 비정질 실리콘 기반의 박막 트랜지스터는 제작의 경제성 및 균일성을 가지고 있어서 널리 상용화되고 있다. 하지만 비정질 실리콘의 구조적인 문제인 낮은 전자 이동도(< $1\;cm^2/Vs$)로 인하여 디스플레이의 대면적화에 부적합하며, 광학적으로 불투명한 특성을 갖기 때문에 차세대 디스플레이의 응용에 불리한 점이 있다. 이런 문제점의 대안으로 현재 국내외 여러 연구 그룹에서 산화물 기반의 반도체를 박막 트랜지스터의 채널층으로 사용하려는 연구가 진행중이다. 산화물 기반의 반도체는 밴드갭이 넓어서 광학적으로 투명하고, 상온에서 증착이 가능하며, 비정질 실리콘에 비해 월등히 우수한 이동도를 가짐으로 디스플레이의 대면적화에 유리하다. 특히 Zinc Oxide의 경우, band gap이 3.4eV로써, transparent conductors, varistors, surface acoustic waves, gas sensors, piezoelectric transducers 그리고 UV detectors 등의 많은 응용에 쓰이고 있다. 또한, a-Si TFTs에 비해 ZnO-based TFTs의 경우 우수한 소자 성능과 신뢰성을 나타내며, 대면적 제조시 우수한 균일성 및 낮은 생산비용이 장점이다. 그러나 ZnO-baesd TFTs의 경우 일정한 bias 아래에서 threshold voltage가 이동하는 문제점이 displays의 소자로 적용하는데 매우 중요하고 문제점으로 여겨진다. 특히 gate insulator와 channel layer사이의 interface에서의 defect에 의한 charge trapping이 이러한 문제점들을 야기한다고 보고되어진다. 본 연구에서는 Zinc Oxide 기반의 박막 트랜지스터를 DC magnetron sputtering을 이용하여 상온에서 제작을 하였다. 또한, $Si_3N_4$ 기판 위에 electron cyclotron resonance (ECR) $O_2$ plasma 처리와 plasma-enhanced chemical vapor deposition (PECVD)를 통하여 $SiO_2$ 를 10nm 증착을 하여 interface의 개선을 시도하였다. 그리고 TFTs 소자의 출력 특성 및 전이 특성을 평가를 하였고, 소자의 field effect mobility의 값이 향상을 하였다. 또한 Temperature, Bias Temperature stability의 조건에서 안정성을 평가를 하였다. 이러한 interface treatment는 안정성의 향상을 시킴으로써 대면적 디스플레의 적용에 비정질 실리콘을 대체할 유력한 물질이라고 생각된다.

  • PDF

An Organic Electrophosphorescent Device Driven by All-Organic Thin-Film Transistor using Polymeric Gate Insulator

  • Pyo, S.W.;Shim, J.H.;Kim, Y.K.
    • Journal of Information Display
    • /
    • v.4 no.2
    • /
    • pp.1-6
    • /
    • 2003
  • In this paper, we demonstrate that the organic electrophosphorescent device is driven by the organic thin film transistor with spin-coated photoacryl gate insulator. It was found that electrical output characteristics in our organic thin film transistors using the staggered-inverted top-contact structure showed the non-saturated slope in the saturation region and the sub-threshold nonlinearity in the triode region, where we obtained the maximum power luminance that was about 90 $cd/m^2$. Field effect mobility, threshold voltage, and on-off current ratio in 0.45 ${\mu}m$ thick gate dielectric layer were 0.17 $cm^2/Vs$, -7 V, and $10^6$ , respectively. In order to form polyimide as a gate insulator, vapor deposition polymerization process was also introduced instead of spin-coating process, where polyimide film was co-deposited by high-vacuum thermal evaporation from 4,4'-oxydiphthalic anhydride (ODPA) and 4,4'-oxydianiline (ODA) and cured at 150${\sqsubset}$for 1hr. It was also found that field effect mobility, threshold voltage, on-off current ratio, and sub-threshold slope with 0.45 ${\mu}m$ thick gate dielectric films were 0.134 $cm^2/Vs$, -7 V, and $10^6$ A/A, and 1 V/decade, respectively.