• Title/Summary/Keyword: Error level

Search Result 2,511, Processing Time 0.024 seconds

Development of Objective Vehicle Ride Index (차량 승차감 평가지수 개발에 관한 연구)

  • 장한기;김승한;정용현;장진희
    • Proceedings of the Korean Society for Noise and Vibration Engineering Conference
    • /
    • 2001.11a
    • /
    • pp.450-454
    • /
    • 2001
  • The aim of the study is to develope an objective index for the evaluation of vehicle ride comfort using the measured vehicle accelerations. The equation of the index was derived from the correlation analysis of subjective ratings on selected vehicles and the reduced measure of the vehicle motions. First whole procedure of from the measurements to the calculation of the perceptual vibration was developed. Test condition of both the vehicle speed and the road condition was selected so as to maximize the reliability of the index. This paper suggested the equation of the objective ride index on vibration harshness, of which expected error is about 0.3 in 10 scale of subjective rating at 95% of the significance level.

  • PDF

Force Identification and Sound Prediction of a Reciprocating Compressor for a Refrigerator (냉장고용 왕복동식 압축기의 가진력 규명 및 방사소음 예측)

  • Kim, Sang-Tae;Jeon, Gyeoung-Jin;Jeong, Weui-Bong
    • Transactions of the Korean Society for Noise and Vibration Engineering
    • /
    • v.22 no.5
    • /
    • pp.437-443
    • /
    • 2012
  • In this paper, the hybrid method to identify the exciting forces and radiated noise generated from the reciprocating compressor was presented. In order to identify the exciting force, both the acceleration data measured at the compressor shell and numerical finite element model for the full set of compressor were used simultaneously. Applying the identified exciting forces to the numerical model, the velocity responses of all nodes at the shell were predicted. Finally the radiated noises from the vibrating shell were predicted by using the direct boundary element acoustic analysis. For precise numerical modeling, the stiffness of rubber mounts and body springs were identified experimentally from the natural frequencies measured by impact testing. The error of over-all sound pressure level between predicted noise and measured noise was about 2.9 dB.

Design of Missile Autopilot using Intelligent Control Techniques (지능 제어 기법을 이용한 유도탄 자동 조종 장치 설계)

  • 김윤식;한웅기;국태용
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.4 no.4
    • /
    • pp.458-463
    • /
    • 1998
  • This paper presents an autopilot design method for STT missiles using the intelligent control technique and multiple controllers. The mixed $H_2/H_{\infty}$ control technique is applied for each controller design and the control gains are implemented by using the genetic searching algorithm. To facilitate automatic switching of multiple controllers under different operating conditions, an error based switching scheme is also combined with the multiple controllers at a higher level, which constitutes a hierarchical intelligent control system. It is shown via computer simulation that the proposed autopilot outperforms the conventional one.

  • PDF

Design of Hierarchical Classifier for Classifying Defects of Cold Mill Strip using Neural Networks (신경회로망을 이용한 냉연 표면흠 분류를 위한 계층적 분류기의 설계)

  • Kim, Kyoung-Min;Lyou, Kyoung;Jung, Woo-Yong;Park, Gwi-Tae;Park, Joong-Jo
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.4 no.4
    • /
    • pp.499-505
    • /
    • 1998
  • In developing an automated surface inspect algorithm, we have designed a hierarchical classifier using neural network. The defects which exist on the surface of cold mill strip have a scattering or singular distribution. We have considered three major problems, that is preprocessing, feature extraction and defect classification. In preprocessing, Top-hit transform, adaptive thresholding, thinning and noise rejection are used Especially, Top-hit transform using local minimax operation diminishes the effect of bad lighting. In feature extraction, geometric, moment, co-occurrence matrix, and histogram ratio features are calculated. The histogram ratio feature is taken from the gray-level image. For defect classification, we suggest a hierarchical structure of which nodes are multilayer neural network classifiers. The proposed algorithm reduced error rate by comparing to one-stage structure.

  • PDF

A Switch-Level CMOS Delay Time Modeling and Parameter Extraction (스위치 레벨 CMOS 지연시간 모델링과 파라미터 추출)

  • 김경호;이영근;이상헌;박송배
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.28A no.1
    • /
    • pp.52-59
    • /
    • 1991
  • An effective and accurate delay time model is the key problem in the simulation and timing verification of CMOS logic circuits. We propose a semi-analytic CMOW delay time model taking into account the configuration ratio, the input waveform slope and the load capacitance. This model is based on the Schichman Hodges's DC equations and derived on the optimally weighted switching peak current. The parameters necessary for the model calculation are automatically determined from the program. The proposed model is computationally effective and the error is typically within 10% of the SPICEA results. Compared to the table RC model, the accuracy is inproved over two times in average.

  • PDF

A VLSI implementation of image processor for facsimile and digital copier (팩시밀리 및 디지털 복사기를 위한 고속 영상 처리기의 VLSI구현)

  • 박창대;정영훈;김형수;김진수;권오준;홍기상;장동구;박기용;김윤수
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.35S no.1
    • /
    • pp.105-113
    • /
    • 1998
  • A new image processor is implemented for high-speed digital copiers and facsimiles. The imgage processor performs CCD and CIS interface, pre-processing, enlargement andreduction of gray level image, and various halftoning algorithms. Implemented halftoning algorithms are simple thresholding, fuzzy based mixed mode thresholding, dithering, and edge enhanced error diffusion. The result of binarization is transferred to a printer with serial or paralel output ports. Line by line pipelined data prodessing architecture is employed with time sharing access of the external memory. In receiving mode, it converts the resolution of received binary image for compatibility with conventional facsimile. In copy mode, a line of A3 paper with 400 dpi is processed with in 2.5 ms. The prototype of image processor was implemented usig Laser Programmable Gate Array (LPGA) with 0.8.mu.m technology.

  • PDF

A State Observer for MINO Nonlinear Systems (다입력 다출력 비선형 시스템의 상태 관측기 설계)

  • Lee, Sung-Ryul
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.45 no.5
    • /
    • pp.8-12
    • /
    • 2008
  • In this paper, the robust state observer for nonlinear systems with unknown disturbance is proposed. The proposed method has an advantage in that it can reduce the effect of disturbance on estimation error of observer up to a specified level. Therefore, our design a roach can deal with a larger class of uncertain nonlinear system than the existing methods. The sufficient conditions on the existence of robust observer are characterized by well grown linear matrix inequality. Finally, an illustrative example is given to verify the proposed design scheme.

Modified FxLMS Algorithm for Active Noise Control and Its Real-Time Implementation

  • Mu, Xiangbin;Ko, JinSeok;Rheem, JaeYeol
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.9
    • /
    • pp.172-176
    • /
    • 2013
  • This paper presents a modified filtered-x least mean square (FxLMS) algorithm to improve the stability of active noise control (ANC) system in realistic environment. A real-time ANC system employing modified FxLMS is designed and implemented on digital signal processor (DSP) board. The ANC system is evaluated for cancelling various tonal frequency noises in the range from 100 to 500 Hz and the performance is measured in terms of sound pressure level (SPL) attenuation. Experiment results show that a quiet zone with maximum 20 dB SPL attenuation can be generated around the location of error microphone.

A Single-ended Simultaneous Bidirectional Transceiver in 65-nm CMOS Technology

  • Jeon, Min-Ki;Yoo, Changsik
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.6
    • /
    • pp.817-824
    • /
    • 2016
  • A simultaneous bidirectional transceiver over a single wire has been developed in a 65 nm CMOS technology for a command and control bus. The echo signals of the simultaneous bidirectional link are cancelled by controlling the decision level of receiver comparators without power-hungry operational amplifier (op-amp) based circuits. With the clock information embedded in the rising edges of the signals sent from the source side to the sink side, the data is recovered by an open-loop digital circuit with 20 times blind oversampling. The data rate of the simultaneous bidirectional transceiver in each direction is 75 Mbps and therefore the overall signaling bandwidth is 150 Mbps. The measured energy efficiency of the transceiver is 56.7 pJ/b and the bit-error-rate (BER) is less than $10^{-12}$ with $2^7-1$ pseudo-random binary sequence (PRBS) pattern for both signaling directions.

J-integral calculation by domain integral technique using adaptive finite element method

  • Phongthanapanich, Sutthisak;Potjananapasiri, Kobsak;Dechaumphai, Pramote
    • Structural Engineering and Mechanics
    • /
    • v.28 no.4
    • /
    • pp.461-477
    • /
    • 2008
  • An adaptive finite element method for analyzing two-dimensional and axisymmetric nonlinear elastic fracture mechanics problems with cracks is presented. The J-integral is used as a parameter to characterize the severity of stresses and deformation near crack tips. The domain integral technique, for which all relevant quantities are integrated over any arbitrary element areas around the crack tips, is utilized as the J-integral solution scheme with 9-node degenerated crack tip elements. The solution accuracy is further improved by incorporating an error estimation procedure onto a remeshing algorithm with a solution mapping scheme to resume the analysis at a particular load level after the adaptive remeshing technique has been applied. Several benchmark problems are analyzed to evaluate the efficiency of the combined domain integral technique and the adaptive finite element method.