• Title/Summary/Keyword: Error Correction Code

Search Result 335, Processing Time 0.023 seconds

Analysis and Comparison of Error Detection and Correction Codes for the Memory of STSAT-3 OBC and Mass Data Storage Unit (과학기술위성 3호 탑재 컴퓨터와 대용량 메모리에 적용될 오류 복구 코드의 비교 및 분석)

  • Kim, Byung-Jun;Seo, In-Ho;Kwak, Seong-Woo
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.59 no.2
    • /
    • pp.417-422
    • /
    • 2010
  • When memory devices are exposed to space environments, they suffer various effects such as SEU(Single Event Upset). Memory systems for space applications are generally equipped with error detection and correction(EDAC) logics against SEUs. In this paper, several error detection and correction codes - RS(10,8) code, (7,4) Hamming code and (16,8) code - are analyzed and compared with each other. Each code is implemented using VHDL and its performances(encoding/decoding speed, required memory size) are compared. Also the failure probability equation of each EDAC code is derived, and the probability value is analyzed for various occurrence rates of SEUs which the STSAT-3 possibly suffers. Finally, the EDAC algorithm for STSAT-3 is determined based on the comparison results.

Concatenated Coding System for an Effective Error Correction (효율적인 에러 정정을 위한 콘케티네이티드 코팅 시스템)

  • Kang, Beob Joo;Kang, Chang Eon
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.23 no.3
    • /
    • pp.309-316
    • /
    • 1986
  • A concatenated coding system using a binary code as the inner code and a nonbinary code as the outer code has been constructed for the purpose of error correction. The complexity of a conventional coding system grows exponentially as the code length of a block code becomes longer. To reduce the complexity for ling code, an effective communication system has been proposed by cascading two codes-binary and norbinary codes. Using a parallel-to-serial circuit and a serial-to-parallel circuit, the concatenated coding system has been designed and constructed by empolying a (7,3) burst error correcting code as the inner code and a (7,3) Reed-Solomon code as the outer code. This system has been simulated and tested using a micro-computer. For the (49,9) concatenated coding system, the error probability of the channel has been evaluated and compared to different coding systems.

  • PDF

Error Correction Algorithms for High-density Optical Storage Systems (고밀도 광 기록 저장 시스템을 위한 에러 정정 알고리즘)

  • Yang Gi-Joo;Lee Jae-Jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.7C
    • /
    • pp.659-664
    • /
    • 2006
  • We propose two error correcting algorithms for high-density optical storage systems. The first algorithm reduces the false-erasure declaration by reducing the sensitivity on random errors and increases the code rate using a simple erasure indication method. The second one exploits just the known indicator flag instead of error correcting code such as Reed-Solomon(RS) code. The proposed algorithms are superior to the error correcting algorithms of conventional systems such as DVD and BD.

Design of RCNC(Random Connection Node Convolutional) Code with Security Property (비화 특성을 가진 RCNC(Random Connection Node Convolutional) 부호 기법의 설계)

  • Kong, Hyung-Yun;Cho, Sang-Bock;Lee, Chang-Hee
    • The Transactions of the Korea Information Processing Society
    • /
    • v.7 no.12
    • /
    • pp.3944-3951
    • /
    • 2000
  • In this paper, we propose the new FEC(Forward Error Correction) code method, so called RCNC(Random Connection Node Convolutional) code with security property. Recently, many wireless communication systems, which can prouide integrated semices of various media types and hil rales, are required to haue the ability of secreting information and error correclion. This code system is a kind qf conuolulional code, but it Ius various code formats as each node is connected differently. And systems hy using RCNC codes haue all. ability of error correction as well as information protection. We describe the principle of operating RCNC codes, including operation examples. In this paper, we also show the peiformance of BER(Bit Error Rate) and verify authority of network system with computer simulation.

  • PDF

Quantum Error Correction Code Scheme used for Homomorphic Encryption like Quantum Computation (동형암호적 양자계산이 가능한 양자오류정정부호 기법)

  • Sohn, Il Kwon;Lee, Jonghyun;Lee, Wonhyuk;Seok, Woojin;Heo, Jun
    • Convergence Security Journal
    • /
    • v.19 no.3
    • /
    • pp.61-70
    • /
    • 2019
  • Recently, developments on quantum computers and cloud computing have been actively conducted. Quantum computers have been known to show tremendous computing power and Cloud computing has high accessibility for information and low cost. For quantum computers, quantum error correcting codes are essential. Similarly, cloud computing requires homomorphic encryption to ensure security. These two techniques, which are used for different purposes, are based on similar assumptions. Then, there have been studies to construct quantum homomorphic encryption based on quantum error correction code. Therefore, in this paper, we propose a scheme which can process the homomorphic encryption like quantum computation by modifying the QECCs. Conventional quantum homomorphic encryption schemes based on quantum error correcting codes does not have error correction capability. However, using the proposed scheme, it is possible to process the homomorphic encryption like quantum computation and correct the errors during computation and storage of quantum information unlike the homogeneous encryption scheme with quantum error correction code.

Augmented Quantum Short-Block Code with Single Bit-Flip Error Correction (단일 비트플립 오류정정 기능을 갖는 증강된 Quantum Short-Block Code)

  • Park, Dong-Young;Suh, Sang-Min;Kim, Baek-Ki
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.17 no.1
    • /
    • pp.31-40
    • /
    • 2022
  • This paper proposes an augmented QSBC(Quantum Short-Block Code) that preserves the function of the existing QSBC and adds a single bit-flip error correction function due to Pauli X and Y errors. The augmented QSBC provides the diagnosis and automatic correction of a single Pauli X error by inserting additional auxiliary qubits and Toffoli gates as many as the number of information words into the existing QSBC. In this paper, the general expansion method of the augmented QSBC using seed vector and the realization method of the Toffoli gate of the single bit-flip error automatic correction function reflecting the scalability are also presented. The augmented QSBC proposed in this paper has a trade-off with a coding rate of at least 1/3 and at most 1/2 due to the insertion of auxiliary qubits.

Analysis of error correction capability and recording density of an optical disc system with LDPC code (LDPC 코드를 적용한 광 디스크 시스템의 에러 정정 성능 및 기록 용량 분석)

  • 김기현;김현정;이윤우
    • Proceedings of the IEEK Conference
    • /
    • 2003.11a
    • /
    • pp.537-540
    • /
    • 2003
  • In this paper, we evaluated error correction performance and recording density of an optical disc system. The performance of Low-Density Parity Check code (LDPC) is compared to the HD-DVD (BD) ECC. The recording density of optical disc can be increased by reducing the redundancy of the user data. Moreover, since the correction capability of LDPC with decreased redundancy is better than that of BD, the recording density can also be increased by reducing the mark length of the data on the disc surface.

  • PDF

Error Correction by Redundant Bits in Constant Amplitude Multi-code CDMA

  • Song, Hee-Keun;Kim, Sung-Man;Kim, Bum-Gon;Kim, Tong-Sok;Ko, Dae-Won;Kim, Yong-Cheol
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.11C
    • /
    • pp.1030-1036
    • /
    • 2006
  • In this paper, we present two methods of correcting bit errors in constant amplitude multi-code (CAMC) CDMA, which uses the redundant bits only. The first method is a parity-based bit correction with hard-decision, where the received signals despread into n two-dimensional structure with both horizontal parity and vertical parity. Then, an erroneous bit is corrected for each $4{\times}4$ pattern. The second method is a turbo decoding, which is modified from the decoding of a single parity check product code (SPCPC). Experimental results show that, in the second method, the redundant bits in CAMC can be fully used for the error correction and so they are not really a loss of channel bandwidth. Hence, CAMC provides both a low peak-to-average power ratio and robustness to bit errors.

Deep Learning Based Error Control in Electric Vehicle Charging Systems Using Power Line Communication (전력선 통신을 이용한 전기자동차 충전 시스템에서 딥 러닝 기반 오류제어)

  • Sun, Young Ghyu;Hwang, Yu Min;Sim, Issac;Kim, Jin Young
    • The Journal of The Korea Institute of Intelligent Transport Systems
    • /
    • v.17 no.4
    • /
    • pp.150-158
    • /
    • 2018
  • In this paper, we introduce an electric vehicle charging system using power line communication and propose a method to correct the error by applying a deep learning algorithm when an error occurs in the control signal of an electric vehicle charging system using power line communication. The error detection and correction of the control signal can be solved through the conventional error correcting code schemes, but the error is detected and corrected more efficiently by using the deep learning based error correcting code scheme. Therefore, we introduce deep learning based error correction code scheme and apply this scheme to electric vehicle charging system using power line communication. we proceed simulation and confirm performance with bit error rate. we judge whether the deep learning based error correction code scheme is more effective than the conventional schemes.

Error Correction Algorithm of Position-Coded Pattern for Hybrid Indoor Localization (위치패턴 기반 하이브리드 실내 측위를 위한 위치 인식 오류 보정 알고리즘)

  • Kim, Sanghoon;Lee, Seunggol;Kim, Yoo-Sung;Park, Jaehyun
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.19 no.2
    • /
    • pp.119-124
    • /
    • 2013
  • Recent increasing demand on the indoor localization requires more advanced and hybrid technology. This paper proposes an application of the hybrid indoor localization method based on a position-coded pattern that can be used with other existing indoor localization techniques such as vision, beacon, or landmark technique. To reduce the pattern-recognition error rate, the error detection and correction algorithm was applied based on Hamming code. The indoor localization experiments based on the proposed algorithm were performed by using a QCIF-grade CMOS sensor and a position-coded pattern with an area of $1.7{\times}1.7mm^2$. The experiments have shown that the position recognition error ratio was less than 0.9 % with 0.4 mm localization accuracy. The results suggest that the proposed method could be feasibly applied for the localization of the indoor mobile service robots.