• 제목/요약/키워드: Electronic and thermal properties

검색결과 1,074건 처리시간 0.028초

거울형 자계 구조를 갖는 진공 여과 아크 증착법을 이용한 다이아몬드상 탄소 박막의 증착 및 물성 분석 (Deposition of DLC film by using an FCVA system with a magnetic mirror and characterization of its material properties)

  • 박창균;엄현석;서수형;박진석
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2000년도 하계학술대회 논문집 C
    • /
    • pp.1717-1719
    • /
    • 2000
  • DLC films are deposited by using an FCVA deposition system with a mirror-type magnetic field configuration. Permanent magnets and: magnetic yokes around the cathode have been observed to enhance the mobility of arc spots on the cathode and the stability of arc plasma, Effects of reactor pressures and substrate biases on structural properties of DLC films deposited are investigated. The results show that the highest $sp^{3}/sp^{2}$ fraction is obtained when the films are deposited at a pressure of $3{\times}10^4$ Torr and a bias voltage of - 50 V. The variation of the structural properties due to thermal stress up to 500$^{\circ}C$ is also examined.

  • PDF

Effect of Annealing Time on Electrical Performance of SiZnSnO Thin Film Transistor Fabricated by RF Magnetron Sputtering

  • Ko, Kyung Min;Lee, Sang Yeol
    • Transactions on Electrical and Electronic Materials
    • /
    • 제16권2호
    • /
    • pp.99-102
    • /
    • 2015
  • Thin film transistors (TFTs) with amorphous 2 wt% silicon-doped zinc tin oxide (a-2SZTO) channel layer were fabricated using an RF magnetron sputtering system, and the effect of post-annealing treatment time on the structural and electrical properties of a-2SZTO systems was investigated. It is well known that Si can effectively reduce the generation of oxygen vacancies. However, it is interesting to note that prolonged annealing could have a bad effect on the roughness of a-2SZTO systems, since the roughness of a-2SZTO thin films increases in proportion to the thermal annealing treatment time. Thermal annealing can control the electrical characteristics of amorphous oxide semiconductor (AOS) TFTs. It was observed herein that prolonged annealing treatment can cause bumpy roughness, which led to increase of the contact resistance between the electrode and channel. Thus, it was confirmed that deterioration of the electrical characteristics could occur due to prolonged annealing. The longer annealing time also decreased the field effect mobility. The a-2SZTO TFTs annealed at 500℃ for 2 hours displayed the mobility of 2.17 cm2/Vs. As the electrical characteristics of a-2SZTO annealed at a fixed temperature for long periods were deteriorated, careful optimization of the annealing conditions for a-2SZTO, in terms of time, should be carried out to achieve better performance.

Pt/LiNbO3/AlN/Si(100) 구조를 이용한 MFIS 커패시터의 전기적 특성 (Electric Properties of MFIS Capacitors using Pt/LiNbO3/AlN/Si(100) Structure)

  • 정순원;김광호
    • 한국전기전자재료학회논문지
    • /
    • 제17권12호
    • /
    • pp.1283-1288
    • /
    • 2004
  • Metal-ferroelectric-insulator-semiconductor(WFIS) capacitors using rapid thermal annealed LiNbO$_3$/AlN/Si(100) structure were fabricated and demonstrated nonvolatile memory operations. The capacitors on highly doped Si wafer showed hysteresis behavior like a butterfly shape due to the ferroelectric nature of the LiNbO$_3$ films. The typical dielectric constant value of LiNbO$_3$ film in the MFIS device was about 27, The gate leakage current density of the MFIS capacitor was 10$^{-9}$ A/cm$^2$ order at the electric field of 500 kV/cm. The typical measured remnant polarization(2P$_{r}$) and coercive filed(Ec) values were about 1.2 $\mu$C/cm$^2$ and 120 kV/cm, respectively The ferroelectric capacitors showed no polarization degradation up to 10$^{11}$ switching cycles when subjected to symmetric bipolar voltage pulses of 1 MHz. The switching charges degraded only by 10 % of their initial values after 4 days at room temperature.e.

금속 코팅을 통한 다양한 반도체/금속 나노선 제작 (Fabrication of Various Semiconductor/Metal Structured Nanowires Using Metal Coating)

  • 박병준;김경환;김현석;조경아;김진형;이준우;김상식
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2004년도 추계학술대회 논문집 Vol.17
    • /
    • pp.252-255
    • /
    • 2004
  • Various Semiconductor/Metal structured nanowires were synthesized from the simple thermal annealing of ball-milled compound powders and the thermal evaporation of metals. Their structural properties were investigated by Scanning Electron Microscopy(SEM) and Transmission Electron Microscopy(TEM), Energy Dispersive X-ray spectroscopy(EDX). Depending on the type of metals and the material of nanowires, uniform somiconductor/metal nanowires(GaN/Al, GaN/Ag) or isolated metal particles on semiconductor nanowires$(SnO_2/Ti,\;Si/Ti)$ were formed on the surface of nanowires.

  • PDF

고효율 단결정 Si 태양전지 제작을 위한 은 페이스트의 제조 및 열 공정 최적화 (Manufacturing and Thermal Process Optimization of Ag-paste for Fabricating High Efficiency Mono-Si Solar Cell)

  • 피지희;김성진;손창록;권순용
    • 한국전기전자재료학회논문지
    • /
    • 제26권2호
    • /
    • pp.144-150
    • /
    • 2013
  • A New Ag-pastes were developed for integrating the high efficiency mono-Si solar cell. The pastes were the mixture of 84 wt% Ag, 2 wt% glass frit, 11 wt% solvent of buthyl cabitol acetate, and 3 wt% additives. After fabricating the Ag-pastes by using a 3-roll mill, they were coated on a $SiN_x$/n+/p- stacks of a commercial mono-Si solar cell. And the post-thermal process was also optimized by varying the process conditions of peak temperature. The optimized solar cell efficiency on a 6-inch mono-Si wafer was 18.28%, which was the one of the world best performances. It meaned that the newly developed Ag-paste could be adopted to fabricate a commercial bulk Si solar cell.

Surface Analysis of Plasma-treated PDMS by XPS and Surface Voltage Decay

  • Youn, Bok-Hee;Park, Chung-Ryul;Kim, Nam-Ryul;Seo, Yu-Jin;Huh, Chang-Su;Lee, Ki-Taek
    • Transactions on Electrical and Electronic Materials
    • /
    • 제3권4호
    • /
    • pp.10-15
    • /
    • 2002
  • Surface states of polydimethylsiloxane (PDMS) treated by plasma were investigated by the analysis by x-ray photoelectron spectroscopy (XPS) and surface voltage decay. Plasma treatment causes the silica-like(SiO$\_$x/, x=3∼4) oxidative layer, which is confirmed with XPS, and lowers surface resistivity from 1.78$\times$1014 Ω/square to 1.09$\times$10$\^$13/ Ω/square with increasing the plasma treatment time. By measuring the decay time constant of surface voltage, the calculated surface resistivity was compared with the value directly measured by a voltage-current method, so good agreement between two methods was obtained. It was observed that the plasma treatment led to decrease of the thermal activation energy of the surface conduction from 31.0 kJ/mol of untreated specimen to 21.8 kJ/mol. It is found that our results allow the examination of effects of plasma on electrical properties of PDMS.

강유전체 LiNbO$_3$ 박막/Si 구조의 제작 및 특성 (Fabrication of FerroelectricLiNbO$_3$ Thin Film/Si Structures aud Their properties)

  • 이상우;김채규;김광호
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 1997년도 추계학술대회 논문집
    • /
    • pp.21-24
    • /
    • 1997
  • Ferroeletric LiNbO$_3$ thin films hale been prepared directly on Si(100) substrates by conventional RF magnetron spurttering system for nonvolatile memory applications. As-deposited films were performed RTA(Rapid Thermal Annealing) treatment in an oxygen atmosphere at 600 $^{\circ}C$ for 60 s. The rapid thermal annealed films were changed to poly-crystalline ferroelectric nature from amorphous of as-deposition. The resistivity of the ferroelectric LiNbO$_3$ film was increased from a typical vague of 1~2$\times$10$^{8}$ $\Omega$.cm before the annealing to about 1$\times$10$^{13}$ $\Omega$.cm at 500 kV/cm and reduce the interface state density of the LiNbO$_3$/Si(100) interface to about 1$\times$10$^{11}$ cm$^2$ . eV. Ferroelectric hysteresis measurements using a Sawyer-Tower circuit yielded remanent polarization (Pr) and coercive field (Ec) values of about 1.2 $\mu$C/cm$^2$ and 120 kV/cm, respectively.

  • PDF

$(Sr_{1-x}.Ca_x)TiO_3$입계층 세라믹의 유전 및 전기전도특성에 관한 연구 (A study on the dielectric and electrical conduction properties of$(Sr_{1-x}.Ca_x)TiO_3$ grain boundary layer ceramics)

  • 최운식;김충혁;이준웅
    • E2M - 전기 전자와 첨단 소재
    • /
    • 제8권5호
    • /
    • pp.611-618
    • /
    • 1995
  • The (Sr$_{1-x}$ .Ca$_{x}$)TiO$_{3}$+0.6[mol%]Nb$_{2}$O$_{5}$ (0.05.leq.x.leq.0.2) ceramics were fabricated to form semiconducting ceramics by sintering at about 1350[.deg. C] in a reducing atmosphere(N$_{2}$ gas). Metal oxides, CuO, was painted on the both surface of the specimens to diffuse to the grain boundary. They were annealed at 1100 [.deg. C] for 2 hours. The 2nd phase formed by thermal diffusing from the surface lead to a very high apparent dielectric constant. According to increase of the frequency as a functional of temperature, all specimens used in this study showed the dielectric relaxation, and the relaxation frequency was above 106 [Hz], it move to low frequency with increasing resistivity of grain. The specimens showed three kinds of conduction mechanisms in the temperature range 25-125 [.deg. C] as the current increased: the region I below 200 [V/cm] shows the ohmic conduction. The region rt between 200 [V/cm] and 2000 [V/cm] can be explained by the Poole-Frenkel emission theory, and the region III above 2000 [V/cm] is dominated by the tunneling effect.fect.

  • PDF

대면적 X-ray 검출기를 위한 분할 구동 시스템 (Seperate Driving System For Large Area X-ray Detector In Radiology)

  • 이동길;박지군;김대환;남상희;안상호;박효덕
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2003년도 추계학술대회 논문집 Vol.16
    • /
    • pp.388-391
    • /
    • 2003
  • The properties of these detectors can be controlled by electronics and exposure conditions. Flat-panel detectors for digital diagnostic imaging convert incident x-ray images to charge images. Flat panel detectors gain more interest real time medical x-ray imaging. Active area of flat panel detector is $14{\times}17$ inch. Detector is based on a $2560{\times}3072$ away of photoconductor and TFT pixels. X-ray conversion layer is deposited upper TFT array flat panel with a 500m by thermal deposition technology. Thickness uniformity of this layer is made of thickness control technology(5%) of thermal deposition system. Each $139m{\times}139m$ pixel is made of thin film transistor technology, a storage capacitor and charge collection electrode having geometrical fill factor of 86%. Using the separate driving system of two dimensional mosaic modules for large area, that is able to 4.2 second per frame. Imaging performance is suited for digital radiography imaging substitute by conventional radiography film system..

  • PDF

Bi4Ti3O12 박막의 구조적 특성과 유전 특성에 미치는 산소 열처리 효과 (Effects of Oxygen Annealing on the Structural Properties and Dielectric Properties Of Bi4Ti3O12 Thin Films)

  • 차유정;성태근;남산;정영훈;이영진;백종후
    • 한국전기전자재료학회논문지
    • /
    • 제22권4호
    • /
    • pp.290-296
    • /
    • 2009
  • $Bi_{4}Ti_{3}O_{12}$ (BiT) thin films were grown on the Pt/Ti/$SiO_2$/si substrate using a metal organic decomposition (MOD) method. Effects of oxygen annealing on the structural properties and dielectric properties of the BiT thin films were investigated. The BiT films were well developed when rapid thermal annealed at $>500^{\circ}C$ in oxygen ambient. For the film annealed at $700^{\circ}C$, no crystalline phase was observed under oxygen free annealing atmosphere while its crystallinity was significantly enhanced as the oxygen pressure increased. The BiT film also exhibited a smooth surface with defect free grains. A high dielectric constant and a low dielectric loss were achieved satisfactory in the frequency range from 75 kHz to 1 MHz. Especially, the BiT film, annealed at $700^{\circ}C$ and 10 torr oxygen pressure, showed good dielectric properties: dielectric constant of 51 and dielectric loss of 0.2 % at 100 kHz. Its leakage current was also considerably improved, being as $0.62\;nA/cm^2$ at 1 V. Therefore, it is considered that the oxygen annealing has effects on an enhancement of crystallinity and dielectric properties of the BiT films.