• Title/Summary/Keyword: Dual converter

Search Result 356, Processing Time 0.026 seconds

New PCS Applied High Boost Ratio Dual Converter and Single Phase Half Bridge Inverter (고승압 듀얼 컨버터와 단상 하프 브릿지 인버터를 적용한 새로운 PCS)

  • Lee, Hee-Jun;Shin, Soo-Choel;Hyun, Seung-Wook;Jung, Yong-Chae;Won, Chung-Yuen
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.18 no.6
    • /
    • pp.515-522
    • /
    • 2013
  • In this paper, a new PCS is proposed which is consisted of high boost dual converter and single phase half-bridge inverter. The proposed PCS is configured in parallel input / serial output, using two interleaved voltage doubler converter. Converter of the proposed PCS is distribute input current by configuring parallel input and reduced turn ratio of transformer by configuring serial output. Also, compositions of the inverter are composed of serial output capacitor of converter and half-bridge inverter. The dual converter and single phase half-bridge inverter is designed and characteristic of the new PCS is analysed. The system of the 1.5[kW] PCS is verified through an experimental about operation and stability.

Mode Control Design of Dual Buck Converter Using Variable Frequency to Voltage Converter (주파수 전압 변환을 이용한 듀얼 모드 벅 변환기 모드 제어 설계)

  • Lee, Tae-Heon;Kim, Jong-Gu;So, Jin-Woo;Yoon, Kwang-Sub
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.42 no.4
    • /
    • pp.864-870
    • /
    • 2017
  • This paper describes a Dual Buck Converter with mode control using variable Frequency to Voltage for portable devices requiring wide load current. The inherent problems of PLL compensation and efficiency degradation in light load current that the conventional hysteretic buck converter has faced have been resolved by using the proposed Dual buck converter which include improved PFM Mode not to require compensation. The proposed mode controller can also improve the difficulty of detecting the load change of the mode controller, which is the main circuit of the conventional dual mode buck converter, and the slow mode switching speed. the proposed mode controller has mode switching time of at least 1.5us. The proposed DC-DC buck converter was implemented by using $0.18{\mu}m$ CMOS process and die size was $1.38mm{\times}1.37mm$. The post simulation results with inductor and capacitor including parasitic elements showed that the proposed circuit received the input of 2.7~3.3V and generated output of 1.2V with the output ripple voltage had the PFM mode of 65mV and 16mV at the fixed switching frequency of 2MHz in hysteretic mode under load currents of 1~500mA. The maximum efficiency of the proposed dual-mode buck converter is 95% at 80mA and is more than 85% efficient under load currents of 1~500mA.

A New Dual Output LLC Resonant DC/DC Converter using Single Control IC (단일 제어 IC를 사용한 새로운 이중출력 LLC 공진형 DC/DC 컨버터)

  • Yoon, Jong-Kyu;Cho, Sang-Ho;Roh, Chung-Wook;Hong, Sung-Soo;Kim, Jong-Hae;Lee, Hyo-Bum;Han, Sang-Kyu
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.13 no.6
    • /
    • pp.453-460
    • /
    • 2008
  • This paper proposes a new multi-output LLC resonant converter by using single control IC, which has the tight-regulated dual output voltage without additional power devices and controller. The proposed converter has master and slave outputs, of which regulations are achieved by the PWM(pulse width modulation) and PFM(pulse frequency modulation), respectively. Different from the conventional dual-output LLC resonant converter, the proposed converter has no additional post-regulators like a boost converter. Therefore, it features a low cost, small size, and high efficiency. To confirm the validity and prove the superiority of proposed converter, simulated and experimental results on a 50" FHD PDP power set prototype are presented.

Parallel Control Algorithm of Thyristor Dual Converter Power System for DC Power Substation of Railway (철도 직류 급전용 싸이리스터 이중 컨버터 전력 시스템의 병렬운전 기법)

  • Kim, Young-Woo;Moon, Dong-Ok;Lee, Chang-Hee
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.22 no.1
    • /
    • pp.9-17
    • /
    • 2017
  • A parallel control algorithm of thyristor dual-converter power system for the DC power supply of railway is proposed. The circulating current and current imbalance generated during parallel operation can be limited to control the output voltage of each power system by using the proposed parallel control algorithm. The proposed control algorithm can also eliminate output current sensor to achieve the same output response without additional costs. The validity of the proposed algorithm is verified through simulation and experiment.

A New Current Control of DC Motor using Dual Converter (Dual Converter에 의한 DC MOTOR의 새로운 전류제어)

  • Ji, Jun-Keun;Sul, Seung-Ki
    • Proceedings of the KIEE Conference
    • /
    • 1991.07a
    • /
    • pp.564-567
    • /
    • 1991
  • In this paper a predictive current control strategy is adopted in the D.C motor drive using dual converter. It is a kind of feedforward control working without overshoot within very short settling time. The difference to the well-known PI current control lies in considering the computer's ability of pre-calcurating the converter's behavior. By simulation it is shown that the predictive current control solve the problems of optimal PI current control, such as overshoot and settling time.

  • PDF

A DSP-Based Dual Loop Digital Controller Design and Implementation of a High Power Boost Converter for Hybrid Electric Vehicles Applications

  • Ellabban, Omar;Mierlo, Joeri Van;Lataire, Philippe
    • Journal of Power Electronics
    • /
    • v.11 no.2
    • /
    • pp.113-119
    • /
    • 2011
  • This paper presents a DSP based direct digital control design and implementation for a high power boost converter. A single loop and dual loop voltage control are digitally implemented and compared. The real time workshop (RTW) is used for automatic real-time code generation. Experimental results of a 20 kW boost converter based on the TMS320F2808 DSP during reference voltage changes, input voltage changes, and load disturbances are presented. The results show that the dual loop control achieves better steady state and transient performance than the single loop control. In addition, the experimental results validate the effectiveness of using the RTW for automatic code generation to speed up the system implementation.

A Study on the Modeling and Control method of PWM DC/DC Converter with Isolated two outputs (단일 2차측 권선을 이용한 이중 출력용 PWM DC/DC 컨버터의 모델링 및 Control 방법에 대한 연구)

  • Jang, Sang-Hyun;Lee, Dong-Yun;Choy, Ick;Song, Joong-Ho;Yoo, Ji-Yun
    • Proceedings of the KIEE Conference
    • /
    • 2001.04a
    • /
    • pp.195-197
    • /
    • 2001
  • This paper presents the circuit modeling and Control methods of PWM DC/DC Converter with Isolated dual outputs. The dual output converter topology is consisted of the two switch and single secondary winding. The control algorithm which is used by an adjusted PI control methods, of Dual Output PWM DC/DC converter is proposed in this paper. The proposed adjusted PI control method has faster response characteristics than conventional PI control methods at load change. The validity of the proposed adjusted control method is verified with the several interesting simulation results.

  • PDF

A Resistance Deviation-To-Time Interval Converter Based On Dual-Slope Integration

  • Shang, Zhi-Heng;Chung, Won-Sup;Son, Sang-Hee
    • Journal of IKEEE
    • /
    • v.19 no.4
    • /
    • pp.479-485
    • /
    • 2015
  • A resistance deviation-to-time interval converter based on dual-slope integration using second generation current conveyors (CCIIs) is designed for connecting resistive bridge sensors with a digital system. It consists of a differential integrator using CCIIs, a voltage comparator, and a digital control logic for controlling four analog switches. Experimental results exhibit that a conversion sensitivity amounts to $15.56{\mu}s/{\Omega}$ over the resistance deviation range of $0-200{\Omega}$ and its linearity error is less than ${\pm}0.02%$. Its temperature stability is less than $220ppm/^{\circ}C$ in the temperature range of $-25-85^{\circ}C$. Power dissipation of the converter is 60.2 mW.

Design and Improvement of a hybrid module for Dual Slope A/D converter (2중 경사형 A/D 컨버터의 하이브리드 모듈화 설계와 성능 개선)

  • Park, Chan-Won;Lee, Jong-Ho
    • Proceedings of the KIEE Conference
    • /
    • 1999.07g
    • /
    • pp.3230-3232
    • /
    • 1999
  • In this paper describes the design and improvement of a hybrid module for dual slope A/D converter. Since the input voltage to be converted is very sensitive and small. A/D converter must have the temperature stability. low-drift, and the high-resolution the conversion. A dual slop A/D converter circuit which is controlled by microprocessoer has been developed to reduce the offset voltage and the drift characteristics of operation amplifiers, and to improve the A/D conversion speed. Also hybrid module has been adapted to obtain the to obtain the stable and accurate A/D conversion for low cost use. The evaluation of the designed hybrid module has been shown as having a good performance, which will give usefull application to the industrial measurements use.

  • PDF

Design of Dual-Mode Digital Down Converter for WCDMA and cdma2000

  • Kim, Mi-Yeon;Lee, Seung-Jun
    • ETRI Journal
    • /
    • v.26 no.6
    • /
    • pp.555-559
    • /
    • 2004
  • We propose an efficient digital IF down converter architecture for dual-mode WCDMA/cdma2000 based on the concept of software defined radio. Multi-rate digital filters and fractional frequency conversion techniques are adopted to implement the front end of a dual-mode receiver for WCDMA and cdma2000. A sub-sampled digital IF stage was proposed to support both WCDMA and cdma2000 while lowering the sampling frequency. Use of a CIC filter and ISOP filter combined with proper arrangement of multi-rate filters and common filter blocks resulted in optimized hardware implementation of the front end block in 292k logic gates.