• 전력전자학회논문지
• /
• 제21권5호
• /
• pp.381-387
• /
• 2016

Many efforts have focused on the improvement of power density and efficiency by downsizing the motor and inverter. Recently, Toyota, Honda, and GM realized that the compact-sized motor uses the hairpin structure with increased space factor. Reducing the maximum torque from high-speed technique also makes it possible to design the high-power density model. Toyota and Honda used the newly developed power semiconductor IGBT to decrease conduction loss for high-efficiency inverter. In particular, Toyota used the boost converter to increase the DC link voltage for high efficiency in low-torque high-speed region. Toyota and GM also used the double-sided cooling structure for miniaturization of inverter for high-power density.

• 한국공작기계학회논문집
• /
• 제17권3호
• /
• pp.14-19
• /
• 2008

In the semiconductor IC(Integrated Circuit) package, the top surface of silicon chip is directly attached to the area of the leadframe with a double-sided adhesive layer, in which the base layer have the upper adhesive layer and the lower adhesive layer. The IC package structure has been known to encounter a thermo-mechanical failure mode such as delamination. This failure mode is due to the residual stress on the adhesive surface of silicon chip and leadframe in the curing-cooling process. The induced thermal stress in the curing process has an influence on the cooling residual stress on the silicon chip and leadframe. In this paper, for the minimization of the chip surface damage, the adhesive topologies on the silicon chip are studied through the finite element analysis(FEA).