• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.28 no.11
• /
• pp.928-931
• /
• 2017

This paper presents a 2 GHz pulse generator in balanced configuration for ground penetrating radar(GPR). In order to improve the input and output matching, the pulse generator is designed in balanced configuration with $90^{\circ}$ hybrid couplers. The designed pulse generator was fabricated using PCB process. The fabricated pulse generator draws 1 mA current from a 5 V power supply with 27.6 % efficiency. The measured output voltage swing is $3.7V_{pp}$ at 100 MHz pulse repetition frequency(PRF). The pulse width is 2 ns and the input and output return loss is more than 10 dB at the operating frequency of 1.7~2.6 GHz.

• Proceedings of the KIPE Conference
• /
• 2018.11a
• /
• pp.95-97
• /
• 2018

The power quality of Single Phase Grid-Connected Inverters (GCIs) has received much attention with the increasing number of Distributed Generation (DG) systems. However, the performance of single phase GCIs get degraded due to several factors such as the grid voltage harmonics, the dead time effect, and the turn ON/OFF of the switches, which causes the harmonics at the output of GCIs. Therefore, it is not easy to satisfy the harmonic standards such as IEEE 519 and P1547 without the help of harmonic compensator. To meet the harmonic standards a certain kind of harmonic controller needs to be added to the current control loop to effectively mitigate the low order harmonics. In this paper, the harmonic compensation is performed using a novel robust harmonic compensation method based on Digital Lock-in Amplifier (DLA). In the proposed technique, DLAs are used to extract the amplitude and phase information of the harmonics from the output current and compensate it by using a simple PI controller in the feedforward manner. In order to show the superior performance of the proposed harmonic compensation technique, it is compared with those of conventional harmonic compensation methods in terms of the effectiveness of harmonic elimination, complexity, and implementation. The validity of the proposed harmonic compensation techniques for the single phase GCIs is verified through the experimental results with a 5kW single phase GCI. Index Terms -Single Phase Grid Connected Inverter (SPGCI), Harmonic Compensation Method, Total Harmonic Distortion (THD) and Harmonic Standard.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.10 no.5
• /
• pp.455-461
• /
• 2017

In this paper, a local DL (Data Line) sensing method with smaller parasitic capacitance replacing the previous distributed DB sensing method with large parasitic capacitance is proposed to reduce the time to transfer BL (Bit Line) voltage to DL in the read mode. A new BL switching circuit turning on NMOS switches faster is also proposed. Furthermore, the access time is reduced to 35.63ns from 40ns in the read mode and thus meets the requirement since BL node voltage is clamped at 0.6V by a DL clamping circuit instead of precharging the node to VDD-VT and a differential amplifier are used. The layout size of the designed 512Kb EEPROM memory IP based on a $0.13{\mu}m$ BCD is $923.4{\mu}m{\times}1150.96{\mu}m$ ($=1.063mm^2$).

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.19 no.3
• /
• pp.567-574
• /
• 2015

In this paper, a 50ns 256-kb EEPROM IP for MCU (micro controller unit) ICs is designed. The speed of data sensing is increased in the read mode by using a proposed DB sensing circuit of differential amplifier type which uses the reference voltage, and the switching speed is also increased by reducing the total DB parasitic capacitance as a distributed DB structure is separated into eight. Also, the access time is reduced reducing a precharging time of BL in the read mode removing a 5V NMOS transistor in the conventional RD switch, and the reliability of output data can be secured by obtaining the differential voltage (${\Delta}V$) between the DB and the reference voltages as 0.2*VDD. The access time of the designed 256-kb EEPROM IP is 45.8ns and the layout size is $1571.625{\mu}m{\times}798.540{\mu}m$ based on MagnaChip's $0.18{\mu}m$ EEPROM process.

• Journal of the Korean Solar Energy Society
• /
• v.37 no.3
• /
• pp.47-59
• /
• 2017

As the global warming threats to humanity, renewable energy is considered the key solution to overcome the climate change. In this circumstance, distributed PV systems are being expanded significantly its market share in the renewable energy industry. The performance of inverter is the most important component at PV system and numerous researches are focusing on it. In order to improve the inverter, PV simulator is an essential device to experiment under various load and conditions. This paper proposes the PV Power-Hardware-In-Loop simulator (PHILS) with real-time processing converted electrical and mathematical models to improve computation speed. Single-diode PV model is used in MATLAB/SIMULINK for the PV PHILS to boosting computation speed and dynamic model accuracy. In addition, control algorithms for sub-components such as DC amplifier, measurement device and several interface functions are implemented in the model. The proposed PV PHILS is validated by means of experiments with commercial PV module parameters.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.38 no.12
• /
• pp.75-84
• /
• 2001

Due to the high density of integration in current integrated circuit layouts, circuit elements must be designed to minimize the effect of parasitic elements and thereby minimize the factors which can degrade circuit performance. Thus, before making a chip, circuit designers should check whether the extracted netlist is correct, and verify from a simulation whether the circuit performance satisfies the design specifications. In this paper, we propose a new block disassembly technique which can extract the geometric parameters of stacked MOSFETs and the distributed RCs of layout blocks. After applying this to the layout of a folded-cascode CMOS operational amplifier, we verified the connectivity and the effect of the components by simulating the extracted netlist with HSPICE.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.26 no.4
• /
• pp.309-314
• /
• 2013

This paper dealt with the radiated electromagnetic wave detection of partial discharge (PD) in oil for insulation diagnostics of oil-immersed transformers. Three types of electrode system were fabricated to simulate the insulation defects that could occur in oil-immersed transformers. Frequency components of radiated electromagnetic wave in oil was measured by broadband bi-conical antennas of 300 MHz~2 GHz and a spectrum analyzer of 9 kHz~3 GHz. Frequency component of electromagnetic waves from PD in oil were highly distributed at 500 MHz. From the result, a narrow-band monopole antenna with the center frequency of 500 MHz was fabricated. We could detect PD signal in insulation oil without an influence of external noise by a measurement system which consists of the prototype monopole antenna, a LNA (Low Noise Amplifier), an oscilloscope and a spectrum analyzer.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.31A no.2
• /
• pp.26-38
• /
• 1994

We demonstrate a repeatless transmission of 2.5 Gbps digital signal over 98 km opticla filbers using optical transmitter and optcial receiver which are designed and implemented using commercially available devices. The optical transmitter is realized by using a distributed feedback(DFB) laser. Temperature of the laser is thermoelectrically stabilized and the output optical power is also stabilized by using negative feedback. The output power of the transmitter is 0 dBm. The optical receiver consists of an InGaAs avalanche photodiode, a preamplifier. an automatic gain control amplifier, and a clock/data regenerator. We find an optimum decision threshold that gives the best receiver sensitivity form the measured V curve. The best sensitivity is -35.5dBm( BER-1*10S010T, PRBS=2S023T -1 ) and the overload power is -9 dBm. Finally, we achieve error free optical transmission with 98 km optical fibers. The exinction ration penalty of 2 dB. the chromatic dispersion penalty of 1 dB, and the total power penalty of 3.0 dB are measured. These results satisfy CCITT recommendation.

• Korean Journal of Air-Conditioning and Refrigeration Engineering
• /
• v.16 no.11
• /
• pp.1051-1059
• /
• 2004

Two phase thermosyphone loop for electronics cooling are designed and manufactured to test its performance under the partial load and low environment temperature conditions. The thermosyphone device has six evaporators connected parallel for the purpose of cooling six power amplifier units (PAU) independently. The heater modules for simulating PAUs are adhered with thermal pad to the evaporator plates to reduce the contact resistance. There are unbalanced distributions of liquid refrigerant in the differently heated evaporators due to the vapor pressure difference. To reduce the vapor pressure differences caused by partial heating, two evaporators are connected each other using the copper tube. The pressure regulation tube successfully reduces these unbalances and it is good candidates for a field distributed systems. Under the low environment temperature operating condition, such as $-30^{\circ}C$, there may be unexpected subcooling in condenser. It leads the very low saturation pressure, and under this condition there exists explosive boiling in evaporator. The abrupt pressure rise due to the explosive boiling inhibits the supplement of liquid refrigerant to the evaporator for continuous cooling. Finally the cooling cycle will be broken. For the normal circulation of refrigerant there may be an optimum cooling air flow rate in condenser to adjust the given heat load.

• Journal of IKEEE
• /
• v.2 no.1 s.2
• /
• pp.1-14
• /
• 1998

In this paper, Antenna, LNA, Mixer, VCO, and Modulation/Demodulation in Baseband processor which are the RF main components in Wireless LAN system for ultra high-speed communications network are studied. Antenna bandwidth and selective fading due to multipath can be major obstacles in high speed digital communications. To solve this problem, wide band MSA which has loop-structure magnetic antenna characteristics is designed. Distributed mixer using dual-gate GaAs MESFET can achieve over 10dB LO/RF isolation without hybrid, and minimize circuit size. As linear mixing signal is produced, distortions can be decreased at baseband signals. Conversion gain is achieved by mixing and amplification simultaneously. Mixer is designed to have wide band characteristics using distributed amplifier. In VCO design, Oscillator design method by large signal analysis is used to produce stable signal. Modulation/Demodulation system in baseband processor, DS/SS technique which is robust against noise and interference is used to eliminate the effect of multipath propagation. DQPSK modulation technique with M-sequences for wideband PN spreading signals is adopted because of BER characteristic and high speed digital signal transmission.