• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2007년도 심포지엄 논문집 정보 및 제어부문
• /
• pp.377-379
• /
• 2007

To reduce the chattering errors of reed switch sensors used for automatic remote measurement of water supply system, a reed switch sensor was analyzed and improved. The operation of reed switch sensors can be described as a mechanical contact by approximation of permanent magnet piece to generate an electrical pulse. The reed switch sensors are used in measurement application by detecting the rotational or translational displacement. To apply for flow measurement devices, the reed switch sensors should keep high reliability. They are applied for the electronic digital type of water flow meters. The reed switch sensor is just installed simply on the mechanical type flow meter. A small magnet is attached on a pointer of the water meter counter rotor. Inside the reed sensor, two steel leaf springs make mechanical contact and apart as rotation of flow meter counter. The counting electrical contact pulses can be converted as the water flow amount. The MCU sends the digital flow rate data to the server using the wireless communication network. But it occurs data difference or errors by chattering noise. The reed switch sensor contains chattering error by it self at the force equivalent position. The vibrations such as passing car near to the switch sensor installed location. In order to reduce chattering error, most system uses just software methods for example using filter and also statistical calibration methods. The chattering errors were reduced by changing leaf spring structure using mechanical hysteresis characteristics.

• ETRI Journal
• /
• 제7권2호
• /
• pp.43-48
• /
• 1985

일반적으로 시분할 전자 교환기의 time-switch로는 RAM을 이용한 방식이 많이 사용되고 있는데 본고에서는 간단한 하드웨어와 빠른 교환 속도의 특징을 갖는 고속 디지틀 스위칭 IC, HDS(Highspeed Digital Switch)-LSI에 관하여 간단히 소개하고자 한다. 먼저 일반적인 time-switch의 구조와 동작에 대해 간단히 설명하고 HDS-LSI의 기본 원리와 구조 그리고 응용 분야에 대해 예를들어 설명하였다.

• Management Science and Financial Engineering
• /
• 제4권2호
• /
• pp.43-58
• /
• 1998

Packet switch is a key component in high speed digital networks. This paper investigates congestion phenomena in the packet switching with input buffers. For large value of switch size N, mathematical models have been developed to analyze asymptotic maximum switch throughput under nonuniform traffic. Simulation study has also been done for small values of finite N. The rapid convergence of the switch performance with finite switch size to asymptotic solutions implies that asymptotic analytical solutions approximate very closely to maximum throughputs for reasonably large but finite N. Numerical examples show that non-uniformity in traffic pattern could result in serious degradation in packet switch performance, while the maximum switch throughput is 0.586 when the traffic load is uniform over the output trunks. Window scheduling policy seems to work only when the traffic is relatively uniformly distributed. As traffic non-uniformity increases, the effect of window size on throughput is getting mediocre.

• ETRI Journal
• /
• 제30권5호
• /
• pp.744-746
• /
• 2008

This letter presents a crosstalk-enhanced polymer thermo-optic digital optical switch operating at a low power consumption. Modified radiation-type attenuators are integrated in a series with a conventional $1{\times}2$ digital optical switch. A low optical crosstalk of less than -45 dB is attained at a low applied switching power of 60 mW, and an insertion loss of about 1.1 dB is exhibited.

• 한국통신학회논문지
• /
• 제21권8호
• /
• pp.2033-2042
• /
• 1996

In this papre, we describe a recently implemented echo canceller for digital cellular communication of Code Division Multiple Access(CDMA) that features time sharing of digital signal processor(DSP) over four channels in one DSP to reduce per channel costs. In the Public Land Mobile Network(PLMN), it is important to cancel the echo reflected from the Public Switched Telephone Network(PSTN) side. In case of digital mobile system, the round-trip delay of the echo is in excess of about 180 milliseconds due to frame-by-frame voice coding. It is necessary to cancel the echo in PLMN. We have developed a multi-channel echo canceller tht operates with Time Switch Module in a Mobile Switching Center(MSC). The general echo canceller needs PCM trunk interface circuits and the tone detection and disabling circuits, but the multi-channel echo canceller linked with Time Switch Module does not need them. Therefore we could develop the effective and economical echo canceller.

• 전자공학회논문지SC
• /
• 제44권4호통권316호
• /
• pp.42-47
• /
• 2007

상수도 원격 검침에서는 리드 스위치의 채터링 오차를 감소시키기 위한 센서 연구 및 개선이 필요하다. 센서의 동작은 전기적 펄스를 발생시키기 위한 영구 자석 주각의 접근에 의한 기계적 접촉스위치처럼 나타낼 수 있다. 대부분 회전 또는 전달 이동을 잡기 위해 사용되고 수류 측정 장치에 적용하기 위해서는 높은 신뢰성이 필수이다. 동작 형태를 간단히 설명하게 되면 미터기 작동 모터 끝에 달려있는 작은 자석이 미터기 회전에 의해 리드 스위치 내부에 있는 두 개의 스프링과 기계적 접촉 형식으로 반복적으로 떨어지게 된다. 즉 수류량에 따라 펄스의 수가 증가하는 것이다. 이렇게 측정된 값은 무선 이동 통신을 통해 서버로 전달되게 된다. 문제는 자석과 리드 스위치가 만나는 지점에서 스위치가 멈추게 되면 떨리면서 펄스가 잘못 올라가는 오차가 생기는 것이다. 이러한 오차를 감소시키기 위해 보통 소프트웨어적인 방법을 사용한다. 필터 알고리듬을 사용하는것과 통계적인 보정방법을 사용하는 것이 그러한 예이다. 하지만 그러한 방법보다는 하드웨어적으로 문제를 해결하는 것이 오차를 줄일 수 있는 더 직접적인 방법이다. 본 논문에서는 기계적인 이력현상의 특성을 이용하여 리프 스프링 구조의 변화로 오차를 감소시키는 연구를 수행하였다.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제53권6호
• /
• pp.396-401
• /
• 2004

Single phase induction motor(SPIM) is one of the most widely used type of low power AC motors in the world, especially for domestic or commercial applications where a three phase power supply is not available. Single phase induction motors have no starting torque their own. So there are several ways of starting single phase induction motors. The most common type is the starting capacitor installed in series with the auxiliary winding to increase the starting torque. In the conventional systems, this function is conducted by a centrifugal switch. But the mechanical centrifugal switch has many problems such as switch malfunction. This paper presents the auxiliary winding control using digital universal starting switch to overcome these shortcomings of centrifugal switch.

• ETRI Journal
• /
• 제37권5호
• /
• pp.961-971
• /
• 2015

This paper proposes a 250 mV supply voltage digital low-dropout (LDO) regulator. The proposed LDO regulator reduces the supply voltage to 250 mV by implementing with all digital circuits in a$0.11{\mu}m$ CMOS process. The fast current tracking scheme achieves the fast settling time of the output voltage by eliminating the ringing problem. The over-voltage and under-voltage detection circuits decrease the overshoot and undershoot voltages by changing the switch array current rapidly. The switch bias circuit reduces the size of the current switch array to 1/3, which applies a forward body bias voltage at low supply voltage. The fabricated LDO regulator worked at 0.25 V to 1.2 V supply voltage. It achieved 250 mV supply voltage and 220 mV output voltage with 99.5% current efficiency and 8 mV ripple voltage at $20{\mu}A$ to $200{\mu}A$ load current.

• 경영과학
• /
• 제10권1호
• /
• pp.139-156
• /
• 1993

Various ATM switches have been proposed since Asynchronous Transfer Mode (ATM) was recognized as appropriate for implementing broadband integrated services digital network (BISDN). An ATM switching network may be evaluated on two sides : traffic performances (maximum throughput, delay, and packet loss probability, etc.) and structural features (complexity, i.e. the number of switch elements necessary to construct the same size switching network, maintenance, modularity, and fault tolerance, etc.). ATM switching networks proposed to date tend to show the contrary characteristics between structural features and traffic performance. The Knockout Switch, which is well known as one of ATM switches, shows a good traffic performance but it needs so many switch elements and buffers. In this paper, we propose an input and output buffered Knockout Switch for the purpose of reducing the number of switch elements and buffers of the existing Knockout Switch. We analyze the traffic performance and the structural features of the proposed switching architecture through a discrete time Markov chain and compare with those of the existing Knockout Switch. It was found that the proposed architecture could reduce more than 40 percent of switch elements and more than 30 percent of buffers under a given requirement of cell loss probability of the switch.

• 한국철도학회:학술대회논문집
• /
• 한국철도학회 2002년도 추계학술대회 논문집(II)
• /
• pp.995-1000
• /
• 2002

This paper presents general concept of DC switch gear(DCSWGR). Normally, DCSWGR consist of Digital protection unit(DPU), High Speed Circuit Breaker(HSCB), Disconnect Switch (DS), Programmable Logic Control(PLC), Auxiliary Relays and etc. Most of the components has its special characteristics and their interface between each others are various and complex. In this paper every constituent general design are preceded and interface between each component are examined. And also DCSWGR operation logic with logical diagram including interlock signal are introduced.