• Title/Summary/Keyword: Digital I/O

Search Result 230, Processing Time 0.027 seconds

Automatic Lip Reading Experiment by the Analysis of Edge (에지 분석에 의한 자동 독화 실험)

  • Lee, Kyong-Ho;Kum, Jong-Ju;Rhee, Sang-Bum
    • Journal of the Korea Computer Industry Society
    • /
    • v.9 no.1
    • /
    • pp.21-28
    • /
    • 2008
  • In this paper, the edge parameters were drawn from speaking image around lip and effective automatic lip reading system to recognize the Korean 'a/e/i/o/u' 5 owels were constructed using the parameter. Speaking images around lip were divided into $5{\times}5$ pane. In each pane the number of digital edge element using Sobel operator were evaluated. The observational error between samples was corrected by using normalization method and the normalized value is used for parameter In the experiment to convince the strength of parameter, 50 normal persons were sampled. The images of 10 persons were analyzed and the images of another 40 persons were experimented for recognition. 500 data are gathered and analyzed. Based on this analysis, the neural net system is constructed and the recognition experiments are performed for 400 data. The neural net system gave the best recognition result of 91.1%.

  • PDF

A 16-channel Neural Stimulator IC with DAC Sharing Scheme for Artificial Retinal Prostheses

  • Seok, Changho;Kim, Hyunho;Im, Seunghyun;Song, Haryong;Lim, Kyomook;Goo, Yong-Sook;Koo, Kyo-In;Cho, Dong-Il;Ko, Hyoungho
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.5
    • /
    • pp.658-665
    • /
    • 2014
  • The neural stimulators have been employed to the visual prostheses system based on the functional electrical stimulation (FES). Due to the size limitation of the implantable device, the smaller area of the unit current driver pixel is highly desired for higher resolution current stimulation system. This paper presents a 16-channel compact current-mode neural stimulator IC with digital to analog converter (DAC) sharing scheme for artificial retinal prostheses. The individual pixel circuits in the stimulator IC share a single 6 bit DAC using the sample-and-hold scheme. The DAC sharing scheme enables the simultaneous stimulation on multiple active pixels with a single DAC while maintaining small size and low power. The layout size of the stimulator circuit with the DAC sharing scheme is reduced to be 51.98 %, compared to the conventional scheme. The stimulator IC is designed using standard $0.18{\mu}m$ 1P6M process. The chip size except the I/O cells is $437{\mu}m{\times}501{\mu}m$.

A Hetero-Mirroring Scheme to Improve I/O Performance of High-Speed Hybrid Storage (고속 하이브리드 저장장치의 입출력 성능개선을 위한 헤테로-미러링 기법)

  • Byun, Si-Woo
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.11 no.12
    • /
    • pp.4997-5006
    • /
    • 2010
  • A flash-memory-based SSDs(Solid State Disks) are one of the best media to support portable and desktop computers' storage devices. Their features include non-volatility, low power consumption, and fast access time for read operations, which are sufficient to present flash memories as major database storage components for desktop and server computers. However, we need to improve traditional storage management schemes based on HDD(Hard Disk Drive) and RAID(Redundant array of independent disks) due to the relatively slow or freezing characteristics of write operations of SSDs, as compared to fast read operations. In order to achieve this goal, we propose a new storage management scheme called Hetero-Mirroring based on traditional HDD mirroring scheme. Hetero-Mirroring-based scheme improves RAID-1 operation performance by balancing write-workloads and delaying write operations to avoid SSD freezing. Our test results show that our scheme significantly reduces the write operation overheads and freezing overheads, and improves the performance of traditional SSD-RAID-1 scheme by 18 percent, and the response time of the scheme by 38 percent.

LAPG-2: A Cost-Efficient Design Verification Platform with Virtual Logic Analyzer and Pattern Generator (LAPG-2: 가상 논리 분석기 및 패턴 생성기를 갖는 저비용 설계 검증 플랫폼)

  • Hwang, Soo-Yun;Kang, Dong-Soo;Jhang, Kyoung-Son;Yi, Kang
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.35 no.5
    • /
    • pp.231-236
    • /
    • 2008
  • This paper proposes a cost-efficient and flexible FPGA-based logic circuit emulation platform. By improving the performance and adding more features, this new platform is an enhanced version of our LAPG. It consists of an FPGA-based hardware engine and software element to drive the emulation and monitor the results. It also provides an interactive verification environment which uses an efficient communication protocol through a bi-directional serial link between the host and the FPGA board. The experimental results show that this new approach saves $55%{\sim}99%$ of communication overhead compared with other methods. According to the test results, the new LAPG is more area efficient in complex circuits with many I/O ports.

Linear decentralized learning control for the robot moving on the horizontal plane

  • Lee, Soo-Cheol
    • Proceedings of the Korean Operations and Management Science Society Conference
    • /
    • 1995.04a
    • /
    • pp.869-879
    • /
    • 1995
  • The new field of learning control develops controllers that learn to improve their performance at executing a given task, based on experience performing this task. The simplest forms of learning control are based on the same concept as integral control, but operating in the domain of the repetitions of the task. In the previous paper, I had studied the use of such controllers in a decentralized system, such as a robot with the controller for each link acting independently. The basic result of the paper is to show that stability of the learning controllers for all subsystems when the coupling between subsystems is turned off, assures stability of the decentralized learning in the coupled system, provided that the sample time in the digital learning controller is sufficiently short. In this paper, we present two examples. The first illustrates the effect of coupling between subsystems in the system dynamics, and the second studies the application of decentralized learning control to robot problems. The latter example illustrates the application of decentralized learning control to nonlinear systems, and also studies the effect of the coupling between subsystems introduced in the input matrix by the discretization of the system equations. The conclusion is that for sufficiently small learning gain, and sufficiently small sample time, the simple learning control law based on integral control applied to each robot axis will produce zero tracking error in spite o the dynamic coupling in the robot equations. Of course, the results of this paper have much more general application than just to the robotics tracking problem. Convergence in decentralized systems is seen to depend only on the input and output matrices, provided the sample time is suffiently small.

  • PDF

An Optimal Implementation of Object Tracking Algorithm for DaVinci Processor-based Smart Camera (다빈치 프로세서 기반 스마트 카메라에서의 객체 추적 알고리즘의 최적 구현)

  • Lee, Byung-Eun;Nguyen, Thanh Binh;Chung, Sun-Tae
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2009.05a
    • /
    • pp.17-22
    • /
    • 2009
  • DaVinci processors are popular media processors for implementing embedded multimedia applications. They support dual core architecture: ARM9 core for video I/O handling as well as system management and peripheral handling, and DSP C64+ core for effective digital signal processing. In this paper, we propose our efforts for optimal implementation of object tracking algorithm in DaVinci-based smart camera which is being designed and implemented by our laboratory. The smart camera in this paper is supposed to support object detection, object tracking, object classification and detection of intrusion into surveillance regions and sending the detection event to remote clients using IP protocol. Object tracking algorithm is computationally expensive since it needs to process several procedures such as foreground mask extraction, foreground mask correction, connected component labeling, blob region calculation, object prediction, and etc. which require large amount of computation times. Thus, if it is not implemented optimally in Davinci-based processors, one cannot expect real-time performance of the smart camera.

  • PDF

Effect of Leonurus japonicus Houtt. on Scopolamine-induced Memory Impairment in Mice (Scopolamine 유발 기억 손상 마우스에서 익모초의 효과)

  • Lee, Jihye;Kim, Hye-Jeong;Jang, Gwi Yeong;Seo, Kyung Hye;Kim, Mi Ryeo;Choi, Yun Hee;Jung, Ji Wook
    • Journal of Physiology & Pathology in Korean Medicine
    • /
    • v.34 no.2
    • /
    • pp.81-87
    • /
    • 2020
  • Cognitive impairment is symptoms of dementia, a degenerative brain disease that is drawing attention in a rapidly aging society. This study was conducted to investigate the improvement of cognitive function of Leonurus japonicus on scopolamine-induced memory impairment in mice and the effect and mechanism of memory recovery. In vivo studies were conducted on mice orally pretreated with L. japonicus in doses of 50, 100 and 200 mg/kg (p.o.) and scopolamine (1 mg/kg, i.p.) were injected 30 min before the behavioral task. Antioxidant activity was assessed by 2,2-diphenyl-1-picryl hydrazyl (DPPH) assay and 2,2-azino-bis (3-ethylbenzothiazoline-6-sulfonic acid) (ABTS) assay, and acetylcholinesterase (AChE) inhibition activity evaluated by Ellman's method. In behavior studies showed that L. japonicus has an improved the memory of scopolamine-treated mice in Y-maze, passive avoidance and Morris water maze test. In addition, L. japonicus was also exerted free radical scavenging activity and inhibited acetyl cholinesterase activity. These results suggest that L. japonicus improves short-term and long-term memory in scopolamine-induced memory decline model and prevents scopolamine-induced memory impairments through in reduced oxidative stress and acetyl cholinesterase inhibition effect. Thus, L. japonicus is related to functional medicinal materials for prevention and treatment of human dementia patients.

Development of Spot Welding and Arc Welding Dual Purpose Robot Automation System (점용접 및 아크용접 겸용 로봇 자동화시스템 개발)

  • Lee, Yong-Joong;Kim, Tae-Won;Lee, Hyung-Woo
    • Journal of the Korean Society of Manufacturing Process Engineers
    • /
    • v.3 no.4
    • /
    • pp.73-80
    • /
    • 2004
  • A dual purpose robot automation system is developed for both arc welding and spot welding by one robot within a cell. The need for automation of both arc welding and spot welding processes is urgent while the production volume is not so big as to accommodate separate station for the two processes. Also, space is too narrow for separate station to be settled down in the factory. A spot welding robot is chosen and the function for arc welding are implemented in-house at cost of advanced functions. For the spot welding, a single pole type gun is used and the robot has to push down the plate to be welded, which causes the robot positioning error. Therefore, position error compensation algorithm is developed. The basic functions for the arc welding processes are implemented using the digital I/O board of robot controller, PLC, and A/D conversion PCB. The weaving pattern is taught in meticulously by manual teach. A fixture unit is also developed for dual purpose. The main aspects of the system is presented in this paper especially in the design and implementation procedure. The signal diagrams and sequence logic diagrams are also included. The outcome of the dual purpose welding cell is the increased productivity and good production stability which is indispensable for production volume prediction. Also, it leads to reduction of manufacturing lead time.

  • PDF

Energy-Efficient Storage with Flash Device in Wireless Sensor Networks (무선 센서 네트워크에서 플래시 장치를 활용한 에너지 효율적 저장)

  • Park, Jung Kyu;Kim, Jaeho
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.42 no.5
    • /
    • pp.975-981
    • /
    • 2017
  • In this paper, we propose a method for efficient use of energy when using flash device in WSN environment. Typical Flash devices have a drawback to be an energy efficient storage media in the energy-constrained WSNs due to the high standby energy. An energy efficient approach to deploy Flash devices into WSNs is simply turning the Flash device off whenever idle. In this regard, we make the simple but ideal approach realistic by removing these two obstacles by exploiting nonvolatile RAM (NVRAM), which is an emerging memory technology that provides both non-volatility and byte-addressability. Specifically, we make use of NVRAM as an extension of metadata storage to remove the FTL metadata scanning process that mainly incurs the two obstacles. Through the implementation and evaluation in a real system environment, we verify that significant energy savings without sacrificing I/O performance are feasible in WSNs by turning off the Flash device exploiting NVRAM whenever it becomes idle. Experimental results show that the proposed method consumes only about 1.087% energy compared to the conventional storage device.

Forgery Protection System and 2D Bar-code inserted Watermark (워터마크가 삽입된 이차원 바코드와 위.변조 방지 시스템)

  • Lee, Sang-Kyung;Ko, Kwang-Enu;Sim, Kwee-Bo
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.20 no.6
    • /
    • pp.825-830
    • /
    • 2010
  • Generally, the copy protection mark and 2D bar-code techniques are widely used for forgery protection in printed public documents. But, it is hard to discriminate truth from the copy documents by using exisiting methods, because of that existing 2D-barcode is separated from the copy protection mark and it can be only recognized by specified optical barcord scanner. Therefor, in this paper, we proposed the forgery protection tehchnique for discriminating truth from the copy document by using watermark inserted 2D-barcord, which can be accurately distinguished not only by naked eye, but also by scanner. The copy protection mark consists of deformed patterns that are caused by the lowpass filter characteristic of digital I/O device. From these, we verified the performance of the proposed techniques by applying the histogram analysis based on the original, copy, and scanned copy image of the printed documents. Also, we suggested 2D-barcord confirmation system which can be accessed through the online server by using certification key data which is detected by web-camera, cell phone camera.