• Title/Summary/Keyword: Digital I/O

Search Result 230, Processing Time 0.024 seconds

An Industrial monitoring board design with support for multiple communications (다양한 통신을 지원하는 산업용 모니터링 보드 설계)

  • Eum, Sang-hee
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2018.05a
    • /
    • pp.197-199
    • /
    • 2018
  • Recently, many industrial instruments face the problem of protocol compatibility with the external monitoring and control system. This paper is prepared in the main control board to support the industrial communication protocol conversion, control, and monitoring. The industrial communication gateway module is also designed to ensure that the protocol conversion of CAN bus and Ethernet. The main board processor is used the Atmega2560, and placed 4ea RS485 serial slots for sub-board. One of them is used for communication CAN bus and Ethernet. It provides analog and digital I / O through each of the slots is used for control and monitoring.

  • PDF

Design and Implementation of USB Module for Foot Switch (풋 스위치용 USB 모듈 설계 및 구현)

  • Lee, Jong-Hyeok
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.8
    • /
    • pp.1849-1854
    • /
    • 2010
  • As for information system in hospital which digital hospital aims at, there are PACS(Picture Archiving and Communication System) and soon. PACS transfer and store various medical pictures which are occurring in hospital. The various medical pictures is captured by using keyboard or foot switch during a surgical operation. In this paper, foot switch USB module that can be mounted into a main foot switch case is designed and implemented, it is having a MCU circuit with a built-in micro-controller and a I/O interface having a maximum of five switch. we also developed foot switch control software program with various functions. The result of using the module in the hospital field confirms that the module operates safely.

Performance Improvement of MMO Gameservers Using RIO and HTM (RIO와 HTM을 이용한 MMO 게임서버의 성능 개선)

  • Kang, Subin;Jung, NaiHoon
    • Journal of Korea Game Society
    • /
    • v.20 no.6
    • /
    • pp.13-22
    • /
    • 2020
  • RIO is a new network API for Windows that is designed to have high I/O performance through low overhead and latency. Using RIO, MMO game servers may have much performance benefits. In addition, HTM has better productivity and performance compared to existing synchronization methods, so adopting it may produce better performance, also. In this paper, we improved server performance by implementing a new MMO game server architecture optimized with RIO and HTM. The performance of the server was verified through a benchmark program, and the number of concurrent users increased by 19%.

Intersymbol interference due to sampling-time jitter and its approximations in a raised cosing filtered system

  • 박영미;목진담;나상신
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.21 no.11
    • /
    • pp.2942-2953
    • /
    • 1996
  • This paper studies the effect of intersymbol interference due to sampling-time jitter on the worst-case bit error probability in a digital modultation over an additive white Gaussian noise channel, with the squared-root raised-cosine filters in the transmitter and the receiver. It derives approximation formulas using the Taylor series approximations. the principal results of this paper is the relationship between the worst-casse bit error probability, the degree of jitter, the roll factor of the raised cosine filter, and other quantities. Numerical results show, as expected, that the intersymbol interference decreases as the roll-off factor increases and the jitter decreases. They also show that the approximation formulas are accurate for smally intersymbol interference, i.e., for large roll-noise ratio $E_{b/}$ $N_{0}$.leq.7 dB and begin to lose accuracy for larger signal-to-noise ratio.o.o.

  • PDF

Electrical Characterization of BST Thin Film by IDC pattern (IDC 패턴에 따른 BST 전기적 특성)

  • Roh, Ji-Hyoung;Kim, Sung-Su;Song, Sang-Woo;Kim, Ji-Hong;Koh, Jung-Hyuk;Moon, Byung-Moo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.200-200
    • /
    • 2008
  • This paper reports on electrical characterization by IDC pattern using BST$(Ba_{0.5}Sr_{0.5}TiO_3)$ thin film. BST thin films have been deposited on $Al_2O_3$ Substrates by Nd-YAG pulsed laser deposition with a 355nm wavelength at $700^{\circ}C$. The post deposition annealing at $750^{\circ}C$ in flowing $O_2$ atmosphere for I hours. The capacitance of IDC patterns have been measured from 1 to 10 GHz as a function fo electric field (${\pm}40$ KV/cm) at room temperature using interdiigitated Au electrodes deposited on top of BST. The IDC patterns have three type of fingers number. For the finger paris was increased onto $Al_2O_3$, the capacitance increased. The capacitance of 5 pairs finger was 0.3pF and 10 pairs finger was 0.9pF.

  • PDF

A DSP Evaluation System with variable Data Acquisition Buffer Architecture for Real Time Signal Processing (실시간 신호처리를 위한 가변구조 Data Acquisition Buffer의 구조를 갖는 DSP평가용 System.)

  • Ahn D. S.;Seo H. S.;Cha I. W.
    • The Journal of the Acoustical Society of Korea
    • /
    • v.8 no.5
    • /
    • pp.95-101
    • /
    • 1989
  • For developing new algorithms or dedicated hardware by using general purpose Digital Signal Processor chip, emulator H/W and simulator S/W are indispensible. But the most of DSP emulators have limitations on H/W flexibility according to their generalized architectures. In this paper, a DSP evaluation system for real time signal processing was developed using TMS 32020. The I/O buffers storing acquisition data of the system were designed to have variable length $(1\sim2048samp1es) &$ sampling frequency $l00\sim8KHz$.

  • PDF

Real-Time Implementation of AMR Speech Codec Using TMS320VC5510 DSP (TMS320VC5510 DSP를 이용한 AMR 음성부호화기의 실시간 구현)

  • Kim, Jun;Bae, Keun-Sung
    • MALSORI
    • /
    • no.65
    • /
    • pp.143-152
    • /
    • 2008
  • This paper focuses on the real time implementation of an adaptive multi-rate (AMR) speech codec, that is a standard speech codec of IMT-2000, using the TMS320VC5510. The series of TMS320VC55x is a 16-bit fixed-point digital signal processor (DSP) having low power consumption for the use of mobile communications by Texas Instruments (TI) corporation. After we analyze the AMR algorithm and source code as well as the structure and I/O of 7MS320VC55x, we carry out optimizing the programs for real time implementation. The implemented AMR speech codec uses 55.2 kbyte for the program memory and 98.3 kbyte for the data memory, and it requires 709,878 clocks, i.e. about 3.5 ms, for processing a frame of 20 ms speech signal.

  • PDF

디지털 벡터모듈레이터 기반의 $2{\times}2$ GPS CRPA 패턴 제어기술

  • Kim, Jun-O;Bae, Jun-Seong
    • Proceedings of the Korean Institute of Navigation and Port Research Conference
    • /
    • v.2
    • /
    • pp.411-414
    • /
    • 2006
  • 본 논문은 다양한 GPS 재밍대응 기술 중에서 안테나 기반의 CRPA(Controlled Reception Pattern Antenna) 시스템에 관한 소개 및 안테나의 널(null) 패턴 합성에 필요한 핵심 모듈인 디지털 I/Q 벡터모듈레이터(Vector Modulator)를 이용한 GPS용 $2{\times}2$ CRPA 패턴 제어방법에 관한 연구 내용이다. 일반적으로 시스템에서 미리 결정된 방향으로 만들어진 안테나 빔을 이용한 위상배열안테나(phased array antenna)와는 달리 CRPA 구조의 GPS 위성수신용 적응배열안테나(adaptive array antenna)는 각 안테나 소자(element)로부터 수신된 신호들을 실시간으로 해석하여, GPS 배열 안테나의 패턴 특성을 제어한다. 본 연구에서는 $2{\times}2$ 배열 정사각(square) 구조의 CRPA를 채택했으며, 재밍신호 방향으로 널(null) 패턴을 합성하기 위한 방법으로 PC에서 제어 가능한 DAC(Digital to Analog Converter)을 이용하여 I/Q 벡터모듈레이터로 인가되는 RF신호의 위상(phase) 및 진폭(amplitude)을 조절한다. 이때 원하는 널(null) 패턴이 합성되도록 네 개의 각 안테나 소자 쪽으로 8채널의 복소가중치(complex weight)를 인가한다.

  • PDF

The Development of PLD Design Tool using the EDIF Netlist (EDIF Netlist를 이용한 PLD 설계용 툴 개발)

  • Kim, Hi-Seok;Byun, Sang-Zoon
    • The Transactions of the Korea Information Processing Society
    • /
    • v.5 no.4
    • /
    • pp.1025-1032
    • /
    • 1998
  • In this paper, the PLD design tool which realizes a digital circuit as PLD, by using EDIF netlist of the digital circuit designed at OrCAD have been developed. This paper is proposed the following algorithms: JIE(Joined Information Extractor) which extracts the connecting information between both cells in order to realize the digital circuit as PLD using the EDIF netlist, FND(Feedback Node Detector) which look into whether feedback exists or not, BEG(Boolean Equation Generator) which generates a boolean equation, and so on. Also, this paper is developed auto-select function which selects the PLD element with consideration of number of I/O variables of the minimized boolean equation, and algorithm generation JEDEC file of GAL6001 and GAL6002, having a forms of EPLD which is bigger than PLD.

  • PDF

Implementation of the AAC Audio CODEC for Digital Audio Broadcasting (디지털 오디오 방송을 위한 AAC 오디오 코덱 구현)

  • 장대영;홍진우
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2000.11b
    • /
    • pp.43-48
    • /
    • 2000
  • This paper introduces MPEG-2 AAC codec system fur digital audio broadcasting. This system consists of encoder and decoder, and this system provides MPEG-2 system multiplexing and demultiplexing functions. Four DSPs are adopted fur encoder and three DSPs fur decoder. Each DSP processes system control, I/O control, and audio signal processing, multiplexing and demultiplexing. This paper also discusses about some near future estimations related to DAB system and services. And at the end of this paper describes about future development plans.

  • PDF