• Title/Summary/Keyword: Differential output

Search Result 437, Processing Time 0.025 seconds

Design of a LC-VCO using InGap/GaAs HBT Technology for an GPS Application (InGaP/GaAs HBT 기술을 이용한 GPS대역 LC-VCO 설계에 관한 연구)

  • Choi, Young-Gu;Kim, Bok-Ki
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2006.11a
    • /
    • pp.127-128
    • /
    • 2006
  • The proposed differential LC cross-coupled VCO is implemented in InGap/GaAs HBT process for an adaptive Global Positioning system(GPS) application. Two filtering capacitors are used at the base of output buffer amplifiers at the both sides of the core m order to improve phase noise characteristics. The VCO produced a phase noise of -133 dBc/Hz at 3MHz offset frequency from the carrier frequency of 1.489GHz and the second harmonic suppression is significantly suppresed up to -49dBc/Hz in simulation result. The three pairs of BC diodes are integrated m the tank circuit to increase the VCO Tunning range.

  • PDF

Quadrature Oscillators with Grounded Capacitors and Resistors Using FDCCIIs

  • Horng, Jiun-Wei;Hou, Chun-Li;Chang, Chun-Ming;Chou, Hung-Pin;Lin, Chun-Ta;Wen, Yao-Hsin
    • ETRI Journal
    • /
    • v.28 no.4
    • /
    • pp.486-494
    • /
    • 2006
  • Two current-mode and/or voltage-mode quadrature oscillator circuits each using one fully-differential second-generation current conveyor (FDCCII), two grounded capacitors, and two (or three) grounded resistors are presented. In the proposed circuits, the current-mode quadrature signals have the advantage of high-output impedance. The oscillation conditions and oscillation frequencies are orthogonally (or independently) controllable. The current-mode and voltage-mode quadrature signals can be simultaneously obtained from the second proposed circuit. The use of only grounded capacitors and resistors makes the proposed circuits ideal for integrated circuit implementation. Simulation results are also included.

  • PDF

The System of Non-Linear Detector over Wireless Communication (무선통신에서의 Non-Linear Detector System 설계)

  • 공형윤
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.106-109
    • /
    • 1998
  • Wireless communication systems, in particular, must operate in a crowded electro-magnetic environmnet where in-band undesired signals are treated as noise by the receiver. These interfering signals are often random but not Gaussian Due to nongaussian noise, the distribution of the observables cannot be specified by a finite set of parameters; instead r-dimensioal sample space (pure noise samples) is equiprobably partitioned into a finite number of disjointed regions using quantiles and a vector quantizer based on training samples. If we assume that the detected symbols are correct, then we can observe the pure noise samples during the training and transmitting mode. The algorithm proposed is based on a piecewise approximation to a regression function based on quantities and conditional partition moments which are estimated by a RMSA (Robbins-Monro Stochastic Approximation) algorithm. In this paper, we develop a diversity combiner with modified detector, called Non-Linear Detector, and the receiver has a differential phase detector in each diversity branch and at the combiner each detector output is proportional to the second power of the envelope of branches. Monte-Carlo simulations were used as means of generating the system performance.

  • PDF

Error Rate Performance of Fading Differential Phase Shift Keying(DPSK) Communication Systems (페이딩의 영향을 받는 디지털 위상차변조방식의 오율특성)

  • 이형재;조성준
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.7 no.1
    • /
    • pp.37-45
    • /
    • 1982
  • We have analyzed the effect of multipath cochannel interference and Gaussian noise on binary DPSK systems used in land mobile radio communications. Considering multipath channel as non-selective Rayleigh channel, we have found a gnenral equation for bit error rates (BER) deriving the probability density function (p.d.f) of output of phase detector. The numerical results are shown in graphs and discussed as functions of carrier to noise power ratio (CNR), carrier to interferer power ratio (CIR) and correlation of signal component over the pulse length.

  • PDF

Voltage Sensorless Control for Three-Phase Voltage Source PWM Converter (3상 전압형 PWM 컨버터의 전압 센서리스 제어)

  • Heo, Tae-Won;Cho, Kwang-Seung;Kim, Young-Bin;Seo, Jung-Ki;Cho, Yong-Gil;Woo, Jung-In
    • Proceedings of the KIEE Conference
    • /
    • 1999.07f
    • /
    • pp.2656-2658
    • /
    • 1999
  • This paper presents a control scheme for a three-phase PWM converter system without any voltage sensors. Two input currents and one load current are measured. In a general PWM converter system, the required AC input and DC output voltage values in order to control the converter are estimated using the differential equations of the converter from the measured input currents and load current values in the switch modes of the converter circuit. The PI controller is used as DC voltage controller and sinusoidal tracking controller which tracks directly AC input current is used as input current controller. The Proposed method is verified by simulations. This paper describes the estimation method and configuration of the controller, and discusses steady state and transient performances of the converter

  • PDF

Design of Monolithically Integrated Vertical Cavity Laser with Depleted Optical Thyristor for Optically Programmable Gate Array (Optically Programmable Gate Array 구현을 위한 수직 공진형 완전공핍 광싸이리스터)

  • Choi, Woon-Kyung;Kim, Do-Gyun;Choi, Young-Wan
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.8
    • /
    • pp.1580-1584
    • /
    • 2009
  • We have theoretically analyzed the monolithic integration of vertical cavity lasers with depleted optical thyristor (VCL-DOT) structure and experimentally demonstrated optical logic gates such as AND-gate, OR-gate, and INVERTER implemented by VCL-DOT for an optical programmable gate array. The optical AND and OR gates have been realized by changing a input bias of the single VCL-DOTs and all kinds of optical logic functions are also implemented by adjusting an intensity of the reference input beams into the differential VCL-DOTs. To achieve the high sensitivity, high slope efficiency and low threshold current, a small active region of lasing part and a wide detecting area are simultaneously designed by using a selective oxidation process. The fabricated devices clearly show nonlinear s-shaped current-voltage characteristics and lasing characteristics of a low threshold current with 0.65 mA and output spectrum at 854 nm.

Design of phase tracking feedback compensator for stabilization of single mode fiber-optic Mach-Zehnder interferometer (단일모드 광섬유 Mach-Zehnder간섭계의 안정화를 위한 추적궤환 보상기의 설계)

  • 이기완;오문수;홍봉식
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1989.10a
    • /
    • pp.547-552
    • /
    • 1989
  • Single mode optical fiber interferometeric sensors using phase tracking homodyne detection are typically susceptible to environmentally induced temperature fluctuations and other types of disturbances. In this paper compensator is described, which is a simple and effective phase tracking feedback electronic circuit must be output signal stabilized to achieve maximln sensitivity and linearity of Mach-Zehnder fiber-optic interferomter in the presence of differential phase drift. The phase tracking range of the piezoelectric cylinder in the reference arm is .+-.3.7.pi.rad, and the probe mass about 1 gram in the sensing ann was used for measurements of the gravity acceleration.

  • PDF

A Design of 12-bit 100 MS/s Sample and Hold Amplifier (12비트 100 MS/s로 동작하는 S/H(샘플 앤 홀드)증폭기 설계)

  • 허예선;임신일
    • Proceedings of the IEEK Conference
    • /
    • 2002.06b
    • /
    • pp.133-136
    • /
    • 2002
  • This paper discusses the design of a sample-and -hold amplifier(SHA) that has a 12-bit resolution with a 100 MS/s speed. The sample-and-hold amplifier uses the open-loop architecture with hold-mode feedthrough cancellation for high accuracy and high sampling speed. The designed SHA is composed of input buffer, sampling switch, and output buffer with additional amplifier for offset cancellation Hard Ware. The input buffer is implemented with folded-cascode type operational transconductance Amplifier(OTA), and sampling switch is implemented with switched source follower(SSF). A spurious free dynamic range (SFDR) of this circuit is 72.6 dB al 100 MS/s. Input signal dynamic range is 1 Vpp differential. Power consumption is 65 ㎽.

  • PDF

A 1.5V CMOS High Frequency Operational Amplifier for High Frequency Signal Processing Systems. (고주파 신호처리 시스템을 위한 1.5V CMOS 고주파 연산증폭기)

  • 박광민;김은성;김두용
    • Proceedings of the IEEK Conference
    • /
    • 2003.07b
    • /
    • pp.1117-1120
    • /
    • 2003
  • In this paper, a 1.5V CMOS high frequency operational amplifier for high frequency signal processing systems is presented. For obtaining the high gain and the high unity gain frequency with the 1.5V supply voltage, the op-amp is designed with simple two stages which are consisting of the rail-to-rail differential input stage and the class-AB output stage. The designed op-amp operates with the 1.5V supply voltage, and shows well the push-pull class-AB operation. The simulation results show the DC open loop gain of 77dB and the unity gain frequency of 100MHz for the 1㏁ ┃ 10pF load. When the resistive load R$_1$. is varied from 1㏁ to 1 ㏀, the DC open loop gain decreases by only 4dB.

  • PDF