• Journal of Power Electronics
• /
• v.19 no.1
• /
• pp.108-118
• /
• 2019

This paper proposes a DC-link voltage balance controller using the fourth-phase of a three-level neutral-point clamped (NPC) PWM converter with medium vector selection (MVS) PWM for common-mode voltage reduction. MVS PWM makes the voltage reference by synthesizing the voltage vectors that cannot generate common-mode voltage. This PWM method is effective for reducing the EMI noise emitted from converter systems. However, the DC-link voltage imbalance problem is caused by the use of limited voltage vectors. Therefore, in this paper, the effect of MVS PWM on the DC-link voltage of a three-level NPC converter is analyzed. Then a proportional-derivative (PD) controller for the DC-link voltage balance is designed from the DC-link modeling. In addition, feedforward compensation of the neutral point current is included in the proposed PD controller. The effectiveness of the proposed controller is verified by experimental results.

• Proceedings of the KIPE Conference
• /
• 2003.07b
• /
• pp.560-564
• /
• 2003

This paper proposes a simple control strategy based on the discontinuous PWM(DPWM) to balance the DC-link voltage of three-level Neutral-Point-Clamped(WPC) inverters at low modulation index. New DPWM methods in multi-level inverter are also introduced. The proposed DPWM method changes the path and duration to flow the neutral point current out of or into neutral point of the DC-link and it makes the overall fluctuation of the DC-link voltage zero during a sampling time of reference voltage vector. Therefore, the voltage of the DC-link can be balanced fairly well and also the voltage ripple of the DC-link is reduced significantly. Moreover, comparing with conventional methods, the proposed strategy is very simple. The validity of the proposed DPWM method is verified by experiment

• Proceedings of the KIEE Conference
• /
• 1994.07a
• /
• pp.373-375
• /
• 1994

In realizing a three-level GTO inverter, we should keep the voltage balancing of DC-link capacitors and consider minimum on/off time of GTO thyristors in order to make the same blocking voltage across each device and to minimize the harmonic components of the output voltage and current. In this raper, a new PWM scheme based on space voltage vectors, by which it is possible to keep neutral-point voltage and avoid narrow pulse, is presented. Experimental results verify that the proposed PWM control scheme is suitable fur hish power and high voltage three-level GTO inverters applied to induction motor drives.

• Journal of Power Electronics
• /
• v.14 no.6
• /
• pp.1178-1188
• /
• 2014

This study proposes a finite-state model predictive controller to regulate the load current and balance the DC-link capacitor voltages of a four-leg neutral-point-clamped converter. The discrete-time model of the converter, DC-link, inductive filter, and load is used to predict the future behavior of the load currents and the DC-link capacitor voltages for all possible switching states. The switching state that minimizes the cost function is selected and directly applied to the converter. The cost function is defined to minimize the error between the predicted load currents and their references, as well as to balance the DC-link capacitor voltages. Moreover, the current regulation performance is improved by using a two-step prediction horizon. The feasibility of the proposed predictive control scheme for different references and loads is verified through real-time implementation on the basis of dSPACEDS1103.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.25 no.1
• /
• pp.68-71
• /
• 2020

As a T-type three-level PWM converter has several intrinsic advantages, it has been widely studied for many applications. However, it requires an additional voltage control loop for balancing each DC link voltage. Generally, satisfying this requirement involves the use of an offset voltage to provide a neutral point current without affecting other variables, such as the total DC link voltage and three-phase input current. In this study, the theoretical relationship between the offset voltage and the neutral point current is analyzed. The results can be beneficial for effective voltage balancing controller design. The effectiveness of the analytical modeling is verified by simulation and experimental results.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.65 no.2
• /
• pp.311-318
• /
• 2016

This paper is a study on the neutral point voltage balancing of the three-phase 3-level T-type inverter using the predictive control techniques. Recently, multi-level inverter has been attracting attention as the advantages such as efficiency improving and harmonic reduction. Especially, the T-type inverter topology is advantageous in low DC-link voltage. However, in case of the prediction control, it takes a lot of time, because there exist 27 voltage vectors and it has to be calculated according to the respective voltage vectors. Therefore, in this paper, we propose a method to implement predictive control techniques while reducing the operation time. In order to reduce the operation time, the predictive control is implemented by using the minimum voltage vector except for the unnecessary voltage vector. The result of the implemented predictive control is added to the SPWM by using the offset voltage. It was verified through simulation and experimental results.

• Proceedings of the KIPE Conference
• /
• 2018.07a
• /
• pp.316-317
• /
• 2018

This paper propse the DC link capacitor voltage balancing control for three level neutral point clamped converter with harmonic component injection method. The injcetion voltage consists of harmonic component and DC link capacitor voltage difference. Theoretical analysis is provided to balance the DC link voltage, and it shows that harmonic component compensates the unbalanced condition between the capacitors. Both simulations and experiments are carried out to show that the voltage unbalance have been decreased by the proposed method.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.22 no.2
• /
• pp.95-101
• /
• 2017

A simple and practical voltage balance method for a solid-state transformer (SST) is proposed to reduce the voltage difference of cascaded H-bridge converters. The tolerance device components in SST cause the imbalance problem of DC-link voltage in the H-bridge converter. The Max/Min algorithms of voltage balance controller are merged in the controller of an AC/DC rectifier to reduce the voltage difference. The DC-link voltage through each H-bridge converter can be balanced with the proposed control methods. The design and performance of the proposed SST are verified by experimental results using a 30 kW prototype.

• Journal of Power Electronics
• /
• v.17 no.6
• /
• pp.1625-1636
• /
• 2017

A power electronic transformer (PET) based on the cascaded H-bridge (CHB) and the isolated bidirectional DC/DC converter (IBDC) is capable of accommodating a large scale battery energy storage system (BESS) in the medium-voltage grid, and is referred to as a power electronic transformer based battery energy storage system (PET-BESS). This paper investigates the PET-BESS and proposes a coordinative control strategy for it. In the proposed method, the CHB controls the power flow and the battery state-of-charge (SOC) balancing, while the IBDC maintains the dc-link voltages with feedforward implementation of the power reference and the switch status of the CHB. State-feedback and linear quadratic Riccati (LQR) methods have been adopted in the CHB to control the grid current, active power and reactive power. A hybrid PWM modulating method is utilized to achieve SOC balancing, where battery SOC sorting is involved. The feedforward path of the power reference and the CHB switch status substantially reduces the dc-link voltage fluctuations under dynamic power variations. The effectiveness of the proposed control has been verified both by simulation and experimental results. The performance of the PET-BESS under bidirectional power flow has been improved, and the battery SOC values have been adjusted to converge.

• Proceedings of the KIPE Conference
• /
• 2015.11a
• /
• pp.137-138
• /
• 2015

본 논문에서는 3-레벨 인버터 시스템의 DC 링크 전압 밸런싱과 동시에 공통모드 전압의 변동주파수를 최소화 하여 누설 전류를 저감하는 새로운 PWM 방법을 제안한다. 제안된 PWM은 공통모드전압과 중간점 제어능력에 따라 공간벡터를 분류하고 중간점 전압을 제어하면서 공통모드 전압의 변동이 최소화되는 벡터를 선택하도록 구성한다. 본 논문에서는 시뮬레이션을 통하여 제안된 PWM의 동작을 입증하였다.