• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2001년도 하계학술대회 논문집 A
• /
• pp.374-376
• /
• 2001

FACTS technology is developed into the sophisticated system technology which combines conventional power system technology with power electronics, micro-process control, and information technology. Its objectives are achieving enhancement of the power system flexibility and maximum utilization of the power transfer capability through improvements of the system reliability, controllability, and efficiency[1]. As a series and shunt compensator, UPFC consists of two inverters with common dc link capacitor bank. It controls the magnitude of shunt bus voltage and real and reactive power flow of transmission line[2]. In this paper, we present the design and control algorithm of UPFC simulator for KERI simulator. As a control algorithm is implemented by digital controller, we consider sample-and-hold of signals In this simulation, we use EMTDC/PSCAD V3.0 software which can simulate instantaneous voltage and current.

• Journal of Power Electronics
• /
• 제18권1호
• /
• pp.56-69
• /
• 2018

In this paper, an improved Space Vector Modulation (SVM) based fault tolerant operation on a nine-level Cascaded H-Bridge (CHB) inverter with an additional backup circuit is proposed. Any type of fault in a power converter may result in a power interruption and productivity loss. Three different faults on H-bridge modules in all three phases based on the SVM approach are investigated with diagrams. Any fault in an inverter phase creates an unbalanced output voltage, which can lead to instability in the system. An additional auxiliary unit is connected in series to the three phase cascaded H-bridge circuit. With the help of this and the redundant switching states in SVM, the CHB inverter produces a balanced output with low harmonic distortion. This ensures high DC bus utilization under numerous fault conditions in three phases, which improves the system reliability. Simulation results are presented on three phase nine-level inverter with the automatic fault detection algorithm in the MATLAB/SIMULINK software tool, and experimental results are presented with DSP on five-level inverter to validate the practicality of the proposed SVM fault tolerance strategy on a CHB inverter with an auxiliary circuit.

• 조명전기설비학회논문지
• /
• 제14권1호
• /
• pp.82-88
• /
• 2000

본 논문은 궤환 권션을 갖는 $S^4-PFC$ 컨버터에서 기존의 DC 버스 전압 제한 능력과 높은 효율을 유지하면서 입력 전류 파형을 개선시킬 수 있는 저비용의 보조회로펀 제안하였다. 제안한 컨버터를 검증하지 위하여 궤환 권선을 갖는 컨버터를 분석하였다. 제안한 컨버터의 성능응 입증하기 위해 상용 라인 입력 전압범위에서 5[V], 65[W] 출력과 스위칭 주파수 100[kHz]에서 동작하는 컨버터 설계하였다. 그리고 실험을 통하여 기존 컨버터에 비하여 라인 전류 파형의 첨두값이 50[%] 감소하고 라인 주기에서 전력이용률이 증가하였다.

• 한국정보통신학회논문지
• /
• 제16권10호
• /
• pp.2230-2236
• /
• 2012

현재 대형선박에서 다이오드 정류기를 이용한 AC-DC 전력변환장치를 주로 사용하고 있으며 이는 총고조파왜형율을 줄이기 위하여 다중펄스를 출력할 수 있는 상치환변압기가 추가적으로 설치되어야 한다. 이 경우 상치환변압기의 설치로 인해 공간적, 경제적 손실이 발생한다. 본 논문에서는 LNG 운반선 등과 같은 대형선박에서 현재 운용중인 다이오드 정류기를 대신하여 SCR, IGBT등의 소자를 이용하는 새로운 능동형 정류방식을 제안하여 저전압 전원의 이용이 가능하고 전력선 부하에 의해 발생하는 고조파 발생을 줄이며 또한, 기존의 방식에서 사용하는 상치환변압기를 제거하여 경제적인 이점도 얻고자 하였다. 현재 대형선박에서 운용중인 전기추진시스템에 제안한 시스템을 시뮬레이션 한 결과, 추진전동기 입력 전류 및 전압 파형에 포함된 총고조파왜형율이 개선됨을 나타내었다.

• Journal of Electrical Engineering and Technology
• /
• 제11권3호
• /
• pp.662-669
• /
• 2016

In this work, nonlinear control of a three-phase shunt active power filter (SAPF) has been studied and compared to classical control based on proportional integral regulator. The control strategy is based on the direct current method using sliding mode control (SMC), where the aim is to regulate the average voltage across the dc bus of the inverter. Details are given for the control algorithm; the controller is comprised of a current loop which utilizes a hysteresis controller to generate the gating signals for the switching devices, and a nonlinear controller based on SMC law which is different from classical laws based on error between reference and measured output voltage of the inverter. Sliding surface applied in this work contains the whole of state variables, in order to ensure full control of the system behavior in the presence of disturbances that affect the supply source, the load parameters or the reference value. The designed controller offers advantage that it can gives the improvement of dynamic and static performances in cases of large disturbances. A comparison of the effects of PI control and SMC on the APF response in steady stat, under line variations, load variations, and different component variations is performed.

• Journal of Electrical Engineering and Technology
• /
• 제3권4호
• /
• pp.528-537
• /
• 2008

Primary frequency control(PFC) has the ability to regulate short period random variations of frequency during normal operation conditions and also to respond rapidly to emergencies. However, during the past decade, numerous significant sized blackouts occurred worldwide that resulted in serious economic losses. Therefore, the conclusion has been reached that the ability of the current PFC to meet an emergency is poor, and security of power systems should be improved. An alternative to enhance the PFC and thus security is to store excessive amounts of energy during off-peak load periods in efficient energy storage systems for substituting the primary control reserve. In this sense, superconducting magnetic energy storage(SMES) in combination with a static synchronous compensator(STATCOM) is capable of supplying power systems with both active and reactive powers simultaneously and very rapidly, and thus is able to enhance the security dramatically. In this paper, a new concept of PFC based on incorporating a STATCOM-SMES is presented. A complete detailed model is proposed and a new control scheme is designed, comprising an enhanced frequency control scheme, and a fully decoupled current control strategy in d-q coordinates with a novel controller to prevent dc bus capacitors voltage drift/imbalance. The performance of the proposed control schemes is validated through digital simulation carried out using MATLAB/Simulink.

• Journal of Electrical Engineering and Technology
• /
• 제8권6호
• /
• pp.1337-1344
• /
• 2013

This paper presents a simplified modulation strategy for the three-leg VSI fed two-winding induction motor. The strategy provides independent unbalanced voltage control for the main and auxiliary windings. This make the motor can be reversed rotation through the range of motor speed operation without limitation of voltage boost of the auxiliary winding. To study the advantages of the proposed drive, the experimental results such as voltage stresses, hysteresis band of the currents in locus, and also acoustic noise levels of the three-leg VSI are compared with those of the conventional two-leg topology. The results obviously show that the proposed technique achieves superior performance compared with the traditional scheme in case of dramatic increase of DC bus utilization, effective reduction of harmonic voltages content, and also significant enhancement of motor efficiency.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2000년도 하계학술대회 논문집 A
• /
• pp.285-288
• /
• 2000

This paper presents a technique for contingency ranting using line capacity calculation method and outage distribution factors(LODF) which are established by generation shift distribution factors from DC load flow solutions. By using the LODF, the line flow can be calculated a ccording to the modification of base load flow if the contingency occur. To obtain contingency ranting, maximum power tansferred to the load is obtained when load impedance $Z_r$ equal to line impedance $Z_s$. ( $Z_r$/ $Z_s$=1) The proposed algorithm has been validated in tests on a 6-bus test system.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2000년도 학술대회 논문집 전문대학교육위원
• /
• pp.95-98
• /
• 2000

This paper presents a technique for contingency ranking using line capacity calculation method and outage distribution factors (LODF) which are established by generation shift distribution factors from DC load flow solutions. By using the LODF, the line flow can be calculated a ccording to the modification of base load flow if the contingency occur. To obtain contingency ranking, maximum power tansferred to the load is obtained when load impedance $Z_r$ equal to line impedance $Z_s$. The proposed algorithm has been validated in tests on a 6-bus test system.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1999년도 하계학술대회 논문집 F
• /
• pp.2798-2800
• /
• 1999

A new circuit, modified valley fill (MVF) combined with resonant inductor of the self-excited resonant inverter and charge pump capacitors(CPCs), is presented to achieve high PF electronic ballast providing sufficient preheat current to lamp filaments for soft start maintaining low DC bus voltage. The MVF can adjust the valley voltage higher than half the peak line voltage. The CPCs draw the current from the input line to make up the current waveform during the valley interval. The measured PF and THD are 0.99 and 12%, respectively. The lamp current CF is also acceptable in the proposed circuit. The proposed circuit is suitable for implementing cost-effective electronic ballast.