• 제목/요약/키워드: DC Generator

검색결과 398건 처리시간 0.027초

0.35 um 2P3M BCD 공정을 이용한 LLC 공진 제어 IC 설계 (A Design of LLC Resonant Controller IC in 0.35 um 2P3M BCD Process)

  • 조후현;홍성화;한대훈;천정인;허정;이강윤
    • 대한전자공학회논문지SD
    • /
    • 제47권5호
    • /
    • pp.71-79
    • /
    • 2010
  • 본 논문은 LLC 공진 제어 IC(Integrated Circuit) 설계에 관한 것이다. LLC 공진 제어 IC는 DC/DC 변환하기 위해서 외부의 공진 회로에 입력되는 주파수를 조정하여 트랜스포머를 통해서 2차 측의 출력 전압을 조정한다. 공진회로에 펄스를 공급하기 위한 클럭 생성기가 내장되어 있고, 클럭 주파수는 외부 저항을 사용하여 튜닝이 가능하다. 또한 외부 피드백 입력되는 전압을 이용해 주파수 조정이 가능하도록 VCO(Voltage Controlled Oscillator) 기능을 내장하였다. 동작의 신뢰성을 높이고 회로를 보호하기 위해서 UVLO(Under Voltage Lock Out), brown out, fault detector의 보호회로를 내장하였고, 입력 커패시턴스가 큰 용량의 IGBT(Insulated Gate Bipolar Transistor)를 구동하기 위해서 높은 전압, 전류의 제공이 가능한 HVG(High Side Driver), LVG(Low Side Driver) 드라이버 회로를 내장하였다. LLC 공진 제어 회로를 하나의 칩으로 구현하여 LLC 공진 회로를 제어하는데 있어 필요한 회로들을 설계하였다. 설계한 LLC 공진 제어 IC는 0.35 um 2P3M BCD 공정으로 제작하였다. 칩의 면적은 $1400um{\times}1450um$ 이고, 5V, 15V 두 가지의 전원 전압을 사용한다.

진성난수 생성기를 위한 베타선 센서 설계에 관한 연구 (A Study on the Design of a Beta Ray Sensor for True Random Number Generators)

  • 김영희;김홍주;박경환;김종범;하판봉
    • 한국정보전자통신기술학회논문지
    • /
    • 제12권6호
    • /
    • pp.619-628
    • /
    • 2019
  • 본 논문에서는 진성난수 생성기를 위한 베타선 센서를 설계하였다. PMOS 피드백 트랜지스터의 게이트를 DC 전압으로 바이어스하는 대신 PMOS 피드백 트랜지스터에 흐르는 전류가 PVT 변동에 둔감하도록 설계된 전류 바이어스 회로를 mirroring하게 흐르도록 하므로 CSA의 signal voltage의 변동을 최소화하였다. 그리고 BGR (Bandgap Reference) 회로를 이용하여 공급된 정전류를 이용하여 신호 전압을 VCOM 전압 레벨까지 충전하므로 충전 시간의 변동을 줄여 고속 감지가 가능하도록 하였다. 0.18㎛ CMOS 공정으로 설계된 베타선 센서는 corner별 모의실험 결과 CSA 회로의 최소 신호전압과 최대 신호전압은 각각 205mV와 303mV이고, pulse shaper를 거친 출력 신호를 비교기의 VTHR (Threshold Voltage) 전압과 비교해서 발생된 펄스의 최소와 최대 폭은 각각 0.592㎲와 1.247㎲로 100kHz의 고속 감지가 가능한 결과가 나왔으며, 최대 100Kpulse/sec로 계수할 수 있도록 설계하였다.

풍력발전기를 포함하는 전력계통에서의 신뢰도 기반 HVDC 확충계획 (Probabilistic Reliability Based HVDC Expansion Planning of Power System Including Wind Turbine Generators)

  • 오웅진;이연찬;최재석;윤용범;김찬기;임진택
    • 전기학회논문지
    • /
    • 제67권1호
    • /
    • pp.8-15
    • /
    • 2018
  • New methodology for probabilistic reliability based grid expansion planning of HVDC in power system including Wind Turbine Generators(WTG) is developed in this paper. This problem is focused on scenario based optimal selection technique to decide best connection bus of new transmission lines of HVDC in view point of adequacy reliability in power system including WTG. This requires two kinds of modeling and simulation for reliability evaluation. One is how is reliability evaluation model and simulation of WTG. Another is to develop a failure model of HVDC. First, reliability evaluation of power system including WTG needs multi-state simulation methodology because of intermittent characteristics of wind speed and nonlinear generation curve of WTG. Reliability methodology of power system including WTG has already been developed with considering multi-state simulation over the years in the world. The multi-state model already developed by authors is used for WTG reliability simulation in this study. Second, the power system including HVDC includes AC/DC converter and DC/AC inverter substation. The substation is composed of a lot of thyristor devices, in which devices have possibility of failure occurrence in potential. Failure model of AC/DC converter and DC/AC inverter substation in order to simulate HVDC reliability is newly proposed in this paper. Furthermore, this problem should be formulated in hierarchical level II(HLII) reliability evaluation because of best bus choice problem for connecting new HVDC and transmission lines consideration. HLII reliability simulation technique is not simple but difficult and complex. CmRel program, which is adequacy reliability evaluation program developed by authors, is extended and developed for this study. Using proposed method, new HVDC connected bus point is able to be decided at best reliability level successfully. Methodology proposed in this paper is applied to small sized model power system.

A Magnetic Energy Recovery Switch Based Terminal Voltage Regulator for the Three-Phase Self-Excited Induction Generators in Renewable Energy Systems

  • Wei, Yewen;Kang, Longyun;Huang, Zhizhen;Li, Zhen;Cheng, Miao miao
    • Journal of Power Electronics
    • /
    • 제15권5호
    • /
    • pp.1305-1317
    • /
    • 2015
  • Distributed generation systems (DGSs) have been getting more and more attention in terms of renewable energy use and new generation technologies in the past decades. The self-excited induction generator (SEIG) occupies an important role in the area of energy conversion due to its low cost, robustness and simple control. Unlike synchronous generators, the SEIG has to absorb capacitive reactive power from the outer device aiming to stabilize the terminal voltage at load changes. This paper presents a novel static VAR compensator (SVC) called a magnetic energy recovery switch (MERS) to serve as a voltage controller in SEIG powered DGSs. In addition, many small scale SEIGs, instead of a single large one, are applied and devoted to promote the generation efficiency. To begin with, an expandable mathematic model based on a d-q equivalent circuit is created for parallel SEIGs. The control method of the MERS is further improved with the objective of broadening its operating range and restraining current harmonics by parameter optimization. A hybrid control strategy is developed by taking both of the stand-alone and grid-connected modes into consideration. Then simulation and experiments are carried out in the case of single and double SEIG(s) generation. Finally, the measurement results verify that the proposed DGS with SVC-MERS achieves a better stability and higher feasibility. The major advantages of the mentioned variable reactive power supplier, when compared to the STATCOM, include the adoption of a small DC capacitor, line frequency switching, simple control and less loss.

Breakdown Properties in Physiological Saline by High Voltage Pulse Generator

  • Byeon, Yong-Seong;Song, Ki-Baek;Uhm, Han-Sup;Shin, Hee-M.;Choi, Eun-Ha
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2011년도 제41회 하계 정기 학술대회 초록집
    • /
    • pp.333-333
    • /
    • 2011
  • We have investigated the breakdown properties in liquids by high voltage pulse system. High voltage pulse power system is consisted of the Marx-generator with two capacitors (0.5 ${\mu}F$, withstanding voltage is 40 kV), to which the charging voltage can be applied to maximum 30 kV DC, spark gap switch and charging resistor of 20 $M{\Omega}$. We have made use of tungsten pin electrodes of anode-cathode (A-K), which are immersed into the liquids. The breakdown voltage and current signals are measured by high voltage probe (Tektronix P6015A) and current monitor (IPC CM-1.S). Especially the high speed breakdown or plasma propagation characteristics in the pulsed A-K gap have been investigated by using the high speed ICCD camera. We have measured the electron temperature through the Boltzmann plot method from the breakdown spectrums. Here the A-K gap has been changed by 1 mm, 2 mm, and 3 mm. The used liquids are distilled water and solution of salt (0.9 %). The output voltage and current signals at breakdown in distilled water are shown to be bigger than those in saline solution. The breakdown voltage and current characteristics in liquids will be discussed in accordance with A-K gap distances. It is also found that the electron temperatures and plasma densities in liquids are decreased in conformity with A-K gap.

  • PDF

Quasi-Velocity-Matching물 이용한 60 GHz 광캐리어 발생기 (60 GHz Optical Carrier Generator using Quasi-Velocity-Matching Technique)

  • 김우경;양우석;이형만;이한영;정우진;권순우
    • 한국광학회지
    • /
    • 제17권2호
    • /
    • pp.181-185
    • /
    • 2006
  • 리튬나이오베이트 기판의 분극 반전 기술을 이용하여 300Hz 대역 광변조기를 제작하였고 60 GHz 광캐리어 발생기로 응용하였다. 주기적인 분극반전은 도파광과 RF사이의 QVM(Quasi-Velocity-Matching)을 유발하여 대역변조를 가능하게 하였다. 제작된 광변조기는 30.3 GHz에서 최대 변조효율을 보였으며, 3 dB 변조 대역폭은 약 5.1 GHz로 측정되었다. DSB-SC(Double Sideband Suppressed Carrier) 측정 실험을 통해 입사된 광 주파수로부터 30 GHz 간격으로 USB(Upper Sideband)와 LSB(Lower Sideband)를 발생시켰으며 입사광의 스펙트럼은 발생된 USB 혹은 LSB에 비해 28 dB정도 억제됨으로써, 30GHz 대역 광변조기가 60 GHz 광캐리어 발생기로 응용될 수 있음을 보였다.

A Dual-Mode 2.4-GHz CMOS Transceiver for High-Rate Bluetooth Systems

  • Hyun, Seok-Bong;Tak, Geum-Young;Kim, Sun-Hee;Kim, Byung-Jo;Ko, Jin-Ho;Park, Seong-Su
    • ETRI Journal
    • /
    • 제26권3호
    • /
    • pp.229-240
    • /
    • 2004
  • This paper reports on our development of a dual-mode transceiver for a CMOS high-rate Bluetooth system-onchip solution. The transceiver includes most of the radio building blocks such as an active complex filter, a Gaussian frequency shift keying (GFSK) demodulator, a variable gain amplifier (VGA), a dc offset cancellation circuit, a quadrature local oscillator (LO) generator, and an RF front-end. It is designed for both the normal-rate Bluetooth with an instantaneous bit rate of 1 Mb/s and the high-rate Bluetooth of up to 12 Mb/s. The receiver employs a dualconversion combined with a baseband dual-path architecture for resolving many problems such as flicker noise, dc offset, and power consumption of the dual-mode system. The transceiver requires none of the external image-rejection and intermediate frequency (IF) channel filters by using an LO of 1.6 GHz and the fifth order onchip filters. The chip is fabricated on a $6.5-mm^{2}$ die using a standard $0.25-{\mu}m$ CMOS technology. Experimental results show an in-band image-rejection ratio of 40 dB, an IIP3 of -5 dBm, and a sensitivity of -77 dBm for the Bluetooth mode when the losses from the external components are compensated. It consumes 42 mA in receive ${\pi}/4-diffrential$ quadrature phase-shift keying $({\pi}/4-DQPSK)$ mode of 8 Mb/s, 35 mA in receive GFSK mode of 1 Mb/s, and 32 mA in transmit mode from a 2.5-V supply. These results indicate that the architecture and circuits are adaptable to the implementation of a low-cost, multi-mode, high-speed wireless personal area network.

  • PDF

이중 펄스 폭을 적용한 PFM 부스트 변환기 설계 (Design of PFM Boost Converter with Dual Pulse Width Control)

  • 최지산;조용민;이태헌;윤광섭
    • 한국통신학회논문지
    • /
    • 제40권9호
    • /
    • pp.1693-1698
    • /
    • 2015
  • 본 논문은 이중 펄스 폭을 지닌 PFM(Pulse-Frequency Modulator) 부스트 변환기를 제안한다. 부스트 변환기의 구동 회로 구조는 밴드 갭 기준 전압 발생 회로와 이를 이용해 여러 가지의 기준 전압을 생성하는 기준 전압 발생 회로, 소프트 시동 회로, 에러 증폭기, 고속 전압 비교기, 인덕터 전류 센싱 회로, 펄스 폭 발생 회로로 구성되어있다. 변환기는 부하 전류 상태에 따라 서로 다른 최대 인덕터 전류 값을 갖도록 구성해 부하 범위를 넓히고, 출력 전압 리플을 감소하도록 했다. 제안된 PFM 부스트 변환기는 입력 전압으로 3.7V를 받고, 18V의 출력 전압을 생성한다. 구동 가능한 부하 전류는 0.1~300mA의 범위를 가진다. 모의실험 결과 저 부하 전류 동작 구간에서 0.43%, 고 부하 전류 동작 구간에서는 0.79%의 출력 전압 리플을 보였다. 변환기는 저 부하 구간에서 85%의 효율을 나타내며 20mA에서 86.4%로 최대의 효율을 나타냈다.

Wind Energy Interface to Grid with Load Compensation by Diode Clamped Multilevel Inverters

  • Samuel, Paulson;Naik, M. Kishore;Gupta, Rajesh;Chandra, Dinesh
    • Journal of Power Electronics
    • /
    • 제14권2호
    • /
    • pp.271-281
    • /
    • 2014
  • Fluctuating wind conditions necessitate the use of a variable speed wind turbine (VSWT) with a AC/DC/AC converter scheme in order to harvest the maximum power from the wind and to decouple the synchronous generator voltage and frequency from the grid voltage and frequency. In this paper, a combination of a three phase diode bridge rectifier (DBR) and a modified topology of the diode clamped multilevel inverter (DCMLI) has been considered as an AC/DC/AC converter. A control strategy has been proposed for the DCMLI to achieve the objective of grid interface of a wind power system together with local load compensation. A novel fixed frequency current control method is proposed for the DCMLI based on the level shifted multi carrier PWM for achieving the required control objectives with equal and uniform switching frequency operation for better control and thermal management with the modified DCMLI. The condition of the controller gain is derived to ensure the operation of the DCMLI at the fixed frequency of the carrier. The converter current injected into the distribution grid is controlled in accordance with the wind power availability. In addition, load compensation is performed as an added facility in order to free the source currents being fed from the grid of harmonic distortion, unbalance and a low power factor even though the load may be unbalanced, non-linear and of a poor power factor. The results are validated using PSCAD/EMTDC simulation studies.

무선 적외선 데이터 전송을 위한 4-Mbps 송${\cdot}$수신기 칩의 설계 (Design of 4-Mbps Transceiver Chip for Wireless Infrared Data Transmission)

  • 김광오;최정열;최중호
    • 전자공학회논문지C
    • /
    • 제36C권2호
    • /
    • pp.54-61
    • /
    • 1999
  • 본 논문은 무선 적외선 데이터 전송을 위한 4-Mbps 송 . 수신기 칩의 설계에 관한 것이다. 수신부는 아날로그 프런트-엔드, 클럭 복원 및 프레임 발생 회로, 복조기로 이루어져 있으며 송신부는 변조기와 발광 다이오드 구동기로 이루어져 있다. 여러 단의 증폭기로 구성된 아날로그 프런트-엔드는 DC 크기 및 오프셋 성분을 보상함으로써 다양한 적외선 송 . 수신 환경으로의 적용을 가능하게 하였다. 데이터 변. 복조는 4-Mbps 데이터 전송 방식인 4PPM (pulse position modulation) 방식을 사용하여 IrDA 규격과 호환성을 맞추었다. 설계한 $0.8-{\mu}m$ 2-poly, 2-metal CMOS 표준공정을 사용하여 제작하였으며, ${\pm}2.5V$의 전원 전압에 대하여 소비 전력은 122mW이다.

  • PDF