• Proceedings of the Korea Institute of Applied Superconductivity and Cryogenics Conference
• /
• 2001.02a
• /
• pp.72-75
• /
• 2001

The persistent current mode operation of HTS coils is one of the key technologies required for very high-field MRI magnets composed of LTS and HTS coils. But to date, the fabrication of persistent current mode system using HTS is not investigated well. In this paper, we fabricated the magnet and PCS using by BSCCO-2223 tape and jointed them with solder. The current decay behavior of the circuit was measured in liquid nitrogen by monitoring the magnetic field in the centre of magnet with a Hall sensor. To enhance the characteristic of persistent current mode system, superconducting joint method should be investigated.

• Proceedings of the KIEE Conference
• /
• 1999.07f
• /
• pp.2512-2514
• /
• 1999

A new zero voltage and zero current switching(ZVZCS) full bridge DC-DC converter with transformer isolation is proposed for arc welding machines. The proposed DC-DC converter uses an auxiliary transformer to obtain ZCS for leading leg, which provides load current control capability even in short circuit condition. The auxiliary circuit also operates in ZVZCS mode. The power rating of the auxiliary transformer is about 10% of the main transformer. The operation is verified by experiments for 12[KW] prototype.

• Proceedings of the KIPE Conference
• /
• 1998.10a
• /
• pp.452-457
• /
• 1998

This paper deal with problems of leakage current, shaft voltage, bearing current, and EMI, in valiable-speed AC drives. The originating mechanism is illustrated with a high-frequency equivalent circuit. Reduction methods are classified in to six categories based on the equivalent circuit. Some experimental results show that a common-mode transformer (CMT) and a common-noise canceler (ACC) can solve the problems, which have been proposed the authors.

• ETRI Journal
• /
• v.39 no.4
• /
• pp.582-591
• /
• 2017

To address the wire complexity problem in large-scale globally asynchronous, locally synchronous systems, a current-mode ternary encoding scheme was devised for a two-phase asynchronous protocol. However, for data transmission through a very long wire, few studies have been conducted on reducing the long propagation delay in current-mode circuits. Hence, this paper proposes a current steering logic (CSL) that is able to minimize the long delay for the devised current-mode ternary encoding scheme. The CSL creates pulse signals that charge or discharge the output signal in advance for a short period of time, and as a result, helps prevent a slack in the current signals. The encoder and decoder circuits employing the CSL are implemented using $0.25-{\mu}m$ CMOS technology. The results of an HSPICE simulation show that the normal and optimal mode operations of the CSL achieve a delay reduction of 11.8% and 28.1%, respectively, when compared to the original scheme for a 10-mm wire. They also reduce the power-delay product by 9.6% and 22.5%, respectively, at a data rate of 100 Mb/s for the same wire length.

• Proceedings of the IEEK Conference
• /
• summer
• /
• pp.221-224
• /
• 2004

This paper proposed an ultra low-power CMOS exponential voltage-mode circuit using the Pseudo-exponential function for realizing the exponential characteristics. The proposed circuit provides high dB-linear output voltage range at low-voltage applications. In a $0.25\;\mu m$ CMOS process, the simulations show more than 35 dB output voltage range and 26 dB with the linearity error less than $\pm0.5\;dB.$ The average current consumption is less than 80 uA. The proposed circuit can be used for the design of an extremely low-power variable gain amplifier (VGA) and automatic gain control (AGC).

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.20 no.10
• /
• pp.35-40
• /
• 2006

In this paper, a current-mode analog variable finite-impulse-response (FIR) filter with variable tap coefficient circuits is proposed for frequency selective wireless personal area network(WPAN) system or terminals. From the circuit simulation the operation of the 7-tap FIR filter is confirmed. The 0.0625-step tap coefficient circuit is designed and fabricated with $0.8[{\mu}m]$ CMOS technology. The proposed FIR filter has a variable length of taps and variable coefficients, so it has a potential for being used to frequency selective WPAN system or frequency selective wireless communication terminals.

• ETRI Journal
• /
• v.37 no.6
• /
• pp.1154-1164
• /
• 2015

This paper proposes a fully sensorless driver for a permanent magnet synchronous motor (PMSM) integrated with a digital motor controller and an analog pre-driver, including sensing circuits and estimators. In the motor controller, a position estimator estimates the back electromotive force and rotor position using a sliding-mode observer. In the pre-driver, drivers for the power devices are designed with a level shifter and isolation technique. In addition, a current sensing circuit measures a three-phase current. All of these circuits are integrated in a single chip such that the driver achieves control of the speed with high accuracy. Using an IC fabricated using a $0.18{\mu}m$ BCDMOS process, the performance was verified experimentally. The driver showed stable operation in spite of the variation in speed and load, a similar efficiency near 1% compared to a commercial driver, a low speed error of about 0.1%, and therefore good performance for the PMSM drive.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.10 no.12
• /
• pp.3614-3621
• /
• 2009

In this paper, A CMOS low-voltage current mode integrator is designed. The designed current-mode integrator is based on linear cascode circuit that is newly proposed in this paper. When it is compared with gain(43.7dB) and unity gain frequency(15.2MHz) of the typical current-mirror type current-mode integrator, the proposed linear cascode current-mode integrator achieves high current gain(47.8dB) and unity gain frequency(27.8MHz). And a 5th Chebyshev current-mode filter with 7.03MHz cutoff frequency is designed. The designed all circuits are simulated by HSPICE using 1.8V-$0.18{\mu}m$ CMOS technology.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.10 no.12
• /
• pp.3638-3644
• /
• 2009

A CMOS multi-channel low-voltage current mode filter circuit is designed. The designed current-mode filter is based on linear cascode current-mode integrator that is newly proposed in this paper. When it is compared with that of the typical current-mirror type current-mode integrator, the proposed linear cascode current-mode integrator achieves high current gain and unity gain frequency. The designed filter is composed with 5th Chebyshev function and converted to active version by signal flow graph method. We verified that the designed filter can be applied to three-channel basedband, bluetooth, DECT and WCDMA with 0.51MHz~7.03MHz frequency tuning range by Hspice simulation using 1.8V-$0.18{\mu}m$ CMOS technology.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2000.01a
• /
• pp.167-168
• /
• 2000

We propose a signaling circuit that can reduce power consumption and Electromagnetic Interference (EMI) in a Liquid Crystal Display (LCD) controller-to-source driver interface. The proposed signaling circuit consists of a coder/decoder that can minimize temporal bit transitions in a transmission line and a current-mode driver that can convert voltage swing into a very small amount of current. We have simulated the proposed signaling circuit using the HSPICE and the proposed signaling circuit has been designed in a 0.25 ${\mu}m$ CMOS technology.