• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.28 no.12
• /
• pp.6-12
• /
• 2014

The safety and reliability of the power system short-circuit current, the short-circuit current depends on the failure to obtain the objective is to quickly eliminate the breaking capacity of the circuit-breaker selection of the cable, the insulation of electrical equipment and protective relay an important factor in determining the level correction and protective relay selection scheme to be meaningful. Standards used in the domestic circuit breaker is applied to the production of IEC standard, but the American National Standards (ANSI / IEEE) by NEMA specification of the fault current calculations and the application of the asymmetric coefficient Korea. Therefore, in this paper, the IEC 60909 standard IEC breaker fault current calculation method and the method for selection of system configurations reviewed and protection system for reviewing the configuration of various protective relays appropriate correction and the correction value is main protection, back-up protection the equipment so that the period of protection relay coordination to minimize accidents and accident protection to minimize interruptions proposed for cooperation.

• Structural Engineering and Mechanics
• /
• v.12 no.3
• /
• pp.249-266
• /
• 2001

Current seismic design provisions allow structures to deform into inelastic range during design level earthquakes since the chance to meet such event is quite rare. For this purpose, design base shear is defined in current seismic design provisions as the value of elastic seismic shear force divided by strength reduction factor, R (${\geq}1$). Strength reduction factor generally consists of four different factors, which can account for ductility capacity, overstrength, damping, and redundancy inherent in structures respectively. In this study, R factor is assumed to account for only the ductility rather than overstrength, damping, and redundancy. The R factor considering ductility is called "ductility factor" ($R_{\mu}$). This study proposes ductility factor with correction factor, C, which can account for dynamic P-${\Delta}$ effect. Correction factor, C is established as the functional form since it requires computational efforts and time for calculating this factor. From the statistical study using the results of nonlinear dynamic analysis for 40 earthquake ground motions (EQGM) it is shown that the dependence of C factor on structural period is weak, whereas C factor is strongly dependant on the change of ductility ratio and stability coefficient. To propose the functional form of C factor statistical study is carried out using 79,920 nonlinear dynamic analysis results for different combination of parameters and 40 EQGM.

• Proceedings of the KIPE Conference
• /
• 1996.06a
• /
• pp.103-108
• /
• 1996

In this paper, a novel utility connected photovoltaic power generation system with unity power factor and uninterruptable power system facility and its control strategy are proposed. The proposed photovoltaic(PV) system is connected in parallel between utility and load. The PV system provides an uninterruptable voltage to load, a maximum power tracking to solar array, and power factor correction to the utility. The proposed system has the following advantages compared with the conventional utility connected PV system. 1. Harmonic elimination Function 2. Feeding the photovoltaic energy to the utility 3. Providing the uninterruptible power source along battery to the load In case that the photovoltaic array system is on the poor power generation, the battery and capacitor of the PV system are charged by three phase utility source and the inverter in the PV system only provides the reactive current to eliminate the harmonic current exited on the utility. In the normal operation mode, the PV system supplies active power to load and reactive power to utility in order to maintain the unity power factor and to regulate ac load voltage.

• Proceedings of the KIPE Conference
• /
• 1999.07a
• /
• pp.639-642
• /
• 1999

An integrated zero current switching(ZCS) quasi-resonant converter(QRC) for power factor correction and high efficiency with single switch is proposed in this thesis. Boost integrated circuit operating discontinuous conduction mode(DCM) and QRC are used for power factor correction and reducing switching loss, respectively. A prototype converter has been designed and experimented. At rated condition, the THD in the input current waveform of this prototype has approximately 18%. The efficiency is obtained about 70%, the power factor is about 0.985 as well. Therefore, the proposed converter is suitable for a low power level converter with operating switching frequency above several hundred KHz.

• Journal of Electrical Engineering and Technology
• /
• v.9 no.5
• /
• pp.1592-1601
• /
• 2014

In this study, a novel single phase soft switched power factor correction (PFC) converter is developed with active snubber cell. The active snubber cell provides boost switch both to turn on with zero voltage transition (ZVT) and to turn off with zero current transition (ZCT). As the switching losses in the proposed converter are too low, L and C size can be reduced by increasing the operating frequency. Also, all the semiconductor devices operate with soft switching. There is no additional voltage stress in the boost switch and diode. The proposed converter has a simple structure, low cost and ease of control as well. It has a simple control loop to achieve near unity power factor with the aid of the UC3854. In this study, detailed steady state analysis of the proposed converter is presented and this theoretical analysis is verified by a prototype of 100 kHz and 500 W converter. The measured power factor and efficiency are 0.99 and 97.9% at full load.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.4 no.6
• /
• pp.539-546
• /
• 1999

A new integrated single-stage zero current switched(ZCS) quasi resonant convertedQRC) for the IX)wer f factor correction(PFCl converter is introduced in this paper. The power factor correction can be achieved by t the discontinuous conduction mod$\varepsilon$(DCM) operation of an input current. The proposed converter has the c characteristics of the good IX)wer factor, 10씨 line current harmonics, and tight output regulation. Furthern10re, t the ringing effect due to the output capacitance of the main switch can be eliminated by use of‘ active clamp c circuit. Therefore, the proIX)sed converter is expecttc'(] to be suitable for a compact power converter with a t tightly regulated output voltage requiring a switching frequency of more than several hundrtc'(]s kHz.

• Proceedings of the KIPE Conference
• /
• 2012.07a
• /
• pp.195-196
• /
• 2012

In recent years, in an effort to improve the efficiency and the power density of the front-end power factor correction(PFC), the interleaving of multiple converter is employed. The conventional interleaved continuous conduction mode(CCM) boost PFC converter requires input and output voltage sensing and three current sensing to obtain current balancing between modules. In this paper, the interleaved CCM PFC converter based on modulated carrier control is proposed. With the proposed method, two phase interleaved PFC can be realized simply without line voltage sensing resistor and can achieve current balancing without additional current sensing resistor on common return path. The simulation studies are carried out to verify the effectiveness of the proposed control scheme.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.5
• /
• pp.219-225
• /
• 2014

This paper describes an IC for Power Factor Correction. It can use electrical appliances which convert power from AC to DC. The power factor can be influenced not only phase difference of voltage and current but also sudden change of current waveform. This circuit enables current wave supplied to load by close to sinusoidal and minimum phase difference of voltage and current waveform. A self oscillated 10[kHz]~100[kHz] pulse signal converted to PWM waveform and it chops rectified full wave AC power which flows to load device. The multiplier and zero current detector circuit, UVLO, OVP, BGR circuits were designed. This IC has been designed and whole chip simulation use 0.5[um] double poly, double metal 20[V] CMOS process.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.28 no.1
• /
• pp.16-28
• /
• 2014

This paper presents a novel high-power-factor circuit topology of AC to AC current-fed type high frequency resonant inverter which includes the function of power factor correction(PFC) in the proposed inverter to operate the AC input block with high power factor. The proposed circuit topology of AC to AC current fed type high resonant inverter removes DC link electrolytic capacitor and has also the one of power factor correction(PFC) in the inverter circuit without an additional PFC circuit since the input current by constituting it in parallel as an unit inverter, which assumes the class-E high frequency resonant inverter of conventional current-fed type, flows in the form of the resultant current flowing through each constant current reactor($L_{d1}$, $L_{d2}$). The circuit analysis of proposed inverter is generally described by adopting the normalized parameters and the evaluation of its operating characteristics are conducted by using the parameters such as the ratio of switching and resonant frequency(${\mu}$), coupling coefficient(k) and so on. An example of procedure for circuit design based on the characteristic values obtained from the theoretical analysis is presented. To confirm the validity of the theoretical analysis, the experimental results are also presented. In the future, the proposed inverter shows it can be practically used as power supply system for induction heating application, DC-DC converter etc.

• Journal of the Korea Society of Computer and Information
• /
• v.28 no.12
• /
• pp.231-238
• /
• 2023

For boost PFC (Power Factor Correction) converters, various control methods are being studied to achieve unity power factor and low THD (Total Harmonic Distortion) of AC input current. Among them, average current mode control, which controls the average value of the inductor current to follow the current reference, is the most widely used. However, nowadays, as advanced digital control becomes possible with the development of digital processors, predictive control of boost PFC converters is receiving attention. Predictive control is classified into predictive current mode control, which generates duty in advance using a predictive algorithm, and model predictive current control, which performs switching operations by selecting a cost function based on a model. Therefore, this paper simply explains the average current mode control, predictive current mode control, and model predictive current control of the boost PFC converter. In addition, current control under entire load and disturbance conditions is compared and analyzed through simulation.