• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.62 no.1
• /
• pp.76-82
• /
• 2013

The solar cell is a device to convert light energy into electric, which supplies power to the external load when exposed to the incident light. The photocurrent and voltage occurred in the device are significant factors to decide the output power of solar cells. The crystalline silicon solar cell module has photocurrent loss due to light reflections on the glass and EVA(Ethylene Vinyl Acetate). These photocurrent loss would be a hinderance for high-efficiency solar cell module. In this paper, the quantitative analysis for the photocurrent losses in the 300-1200 wavelength region was performed. The simulation method with MATLAB was used to analyze the reflection on a front glass and EVA layer. To investigate the intensity of light that reached solar cells in PV(Photovoltaic) module, the reflectance and transmittance of PV modules was calculated using the Fresnel equations. The simulated photocurrent in each wavelength was compared with the output of real solar cells and the manufactured PV module to evaluate the reliability of simulation. As a result of the simulation, We proved that the optical loss largely occurred in wavelengths between 300 and 400 nm.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2003.07b
• /
• pp.1034-1037
• /
• 2003

Microcrystalline silicon(c-Si:H) thin-film solar cells are prepared with intrinsic Si-layer by hot wire CVD. The operating parameters of solar cells are strongly affected by the filament temperature ($T_f$) during intrinsic layer. Jsc and efficiency abruptly decreases with elevated $T_f$ to $1400^{\circ}C$. This deterioration of solar cell parameters are resulted from increase of crystalline volume fraction and corresponding defect density at high $T_f$. The heater temperature ($T_h$) are also critical parameter that controls device operations. Solar cells prepared at low $T_h$ ($<200^{\circ}C$) shows a similar operating properties with devices prepared at high $T_f$, i.e. low Jsc, Voc and efficiency. The origins for this result, however, are different with that of inferior device performances at high $T_f$. In addition the phase transition of the silicon films occurs at different silane concentration (SC) by varying filament temperature, by which highest efficiency with SC varies with $T_f$.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2016.02a
• /
• pp.315-315
• /
• 2016

The hydrogenated amorphous silicon (a-Si:H) thin film solar cells using n/Al or n/Ag/Al back reflector have low short circuit current (Jsc) due to high absorption coefficients of Al or work function difference between n-layer and the metal. In this article, we utilized aluminum doped zinc oxide (AZO) to raise the internal reflectance for the improvement of short current density (Jsc) in a-Si:H thin film solar cells. It was found that there was a slight increase in the reflectance in the long wavelength range at the process temperature of 125oC due to improved crystalline quality of the AZO back reflector. The optical band gap (Eg) and work function were affected by the temperature and so did the internal reflectance. The increased internal reflectance within the solar cell resulted in Jsc of 14.94 mA/cm2 and the efficiency of 8.84%. Jsc for the cell without back reflector was 12.29 mA/cm2.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.26 no.5
• /
• pp.410-414
• /
• 2013

Rapid thermal processing (RTP) abruptly decreases the time required to perform solar cell processes. RTP were used to form emitter of crystalline silicon solar cells. The emitter sheet resistance is studied as a function of time and temperature. The objective of this study is reduction of doping process time with same performance. Emitter difRapid thermal dfusion was carried out by using a spin on doping and a RTP. iffusion was performed in the temperature range of $700{\sim}750^{\circ}C$ for 1m 30s~15 m. Thermal budgets yielded a $50{\Omega}/sq$ emitter using a P509 source. To reduce process time and get high efficiency, rapid thermal diffusion by IR lamp was employed in air atmosphere at $700^{\circ}C$ for 15 m.

• 한국태양에너지학회:학술대회논문집
• /
• 2009.11a
• /
• pp.104-109
• /
• 2009

If the Photovoltaic(PV) Module should get physical load, the PV module will be warped according to elongation of the front glass and then micro-crack will be occurred in the heat sealed Solar Cell. This micro-crack drops output of the short circuit current and the open circuit voltage of the PV Module. This is because of increase of resistance component by micro-crack. Micro-crack at specific Solar Cell in the module reduces the durability of PV Module such as less output, Hot-Spot in the PV module caused by Solar Cell output mismatch, heat generating as resistance component caused by micro-crack. In this study, among some factors which effect to the output of crystalline PV Module, we will see how the micro-crack caused by mechanical stress effects to the electrical output of PV Module.

• Journal of the Korean Ceramic Society
• /
• v.46 no.6
• /
• pp.685-688
• /
• 2009

Surface Texturing is very important process for high cell efficiency in crystalline silicon solar cell. Anisotropic texturing with an alkali etchant was known not to be able to produce uniform surface morphology in multi-crystalline silicon (mc-Si), because of its different etching rate with random crystal orientation. In order to reduce surface reflectance of mc-Si wafer, the general etching tendency was studied with HF/HN$O_3$/De-ionized Water acidic solution. And the surface structures of textured mc-Si in various HF/HN$O_3$ ratios were compared. The surface morphology and reflectance of textured silicon wafers were measured by FE-SEM and UVvisible spectrophotometer, respectively. We obtained average reflectance of $16{\sim}19$% for wavelength between 400 nm and 900 nm depending on different etching conditions.

• 한국신재생에너지학회:학술대회논문집
• /
• 2010.11a
• /
• pp.41.2-41.2
• /
• 2010

최근 태양전지 제조비용 절감을 위해 초박형 실리콘 태양전지 개발이 활발히 이루어지고 있다. 이에 따라 후면전계(Back Surface Field, BSF) 특성에 대한 관심이 높아지는 추세이다. 이에 본 연구에서는 후면의 결정방향 및 표면구조에 따라 형성되는 후면전계(BSF)의 특성에 대해 알아보고자 하였다. 후면이 절삭손상층 식각(Saw damage etching) 후 (100)면이 드러난 실리콘 기판과 텍스쳐링(Texturing) 후 (111)면이 드러난 실리콘 기판에 후면 전극을 스크린 인쇄 후 Ramp up rate을 달리 하여 소성 공정(RTP system)을 통해 후면전계(BSF)를 형성하여 비교하였다. 후면전계(BSF)의 형상과 특성만을 평가하기 위하여 염산을 이용하여 후면 전극층을 제거하였다. 후면 전극 제거 후 주사전자현미경(Scanning Electron Microscopy)과 3차원 미세형상측정기(Non-contacting optical profiler)로 후면전계(BSF)의 형상을 비교하였다. 또한 후면전계(BSF)의 특성을 평가하고자 Quasi-Steady-State Photo Conductance(QSSPC)를 사용하여 포화전류(Saturation current, $J_0$)을 측정하였고, 면저항 측정기(4-point probe)로 면저항을 측정하여 비교하였다. 후면 전계(BSF)는 (100)면과 (111)면에서 모두 Ramp up rate이 빠를수록 향상된 특성을 보였고, (111)면에서 더 큰 차이를 보였다.

• Current Photovoltaic Research
• /
• v.6 no.2
• /
• pp.49-55
• /
• 2018

Recently solar cell industry needs the optimal design of Czochralski process for low cost high quality silicon mono crystalline ingot. Because market needs both high efficient solar cell and similar cost with multi-crystalline Si ingot. For cost reduction in Czochralski process, first of all energy reduction should be completed because Czochralski process is high energy consumption process. For this purpose we studied optimal water-cooling tube design and simultaneously we also check the quality of ingot with Von mises stress and V(pull speed of ingot)/G(temperature gradient to the crystallization) values. At this research we used $CG-Sim^{(R)}$ S/W package and finally we got improved water-cooling tube design than normally used process in present industry. The optimal water-cooling tube length should be 200mm. The result will be adopted at real industry.

• 한국신재생에너지학회:학술대회논문집
• /
• 2011.05a
• /
• pp.124.1-124.1
• /
• 2011

결정질 태양전지에서 도핑(Doping)은 반도체(Semiconductor)의 PN 접합(Junction)을 형성하는 중요한 역할을 한다. 도핑은 반도체에 불순물(Dopant)을 주입하는 공정으로 고온에서 진행되며 온도는 중요한 변수(Parameter)로 작용한다. 본 연구에서는 여러 가지 도핑 방법 중 SOD(Spin-On Dopant)를 이용하여 온도에 따른 도핑 결과와 특성을 분석 하였다. P-type 웨이퍼(Wafer)에 SOD를 이용하여 불순물을 증착 후 Hot-plate에서 15분간 Baking 하였다. Baking된 웨이퍼는 노(Furnace)에 넣고 $860^{\circ}C{\sim}880^{\circ}C$까지 $10^{\circ}C$씩 가변하였다. 각각의 조건에 대해 Lifetime과 Sheet Resistance을 측정하였고, 그 결과 $880^{\circ}C$에서의 Lifetime이 $23.58{\mu}s$로 $860^{\circ}C$에 비해 235.8% 증가하여 가장 우수 하였으며, Sheet Resistance 또한 $68{\Omega}$/sq로 $860^{\circ}C$에서 가장 우수하게 측정되었다. SOD의 속도 가변에 따른 특성 변화를 보기 위해 온도는 $880^{\circ}C$에 고정한 후 속도를 3000rpm~4500rpm까지 500rpm간격으로 1시간동안 실험한 결과 rpm 속도에 따른 lifetime 변화는 거의 없었으며, Sheet Resistance는 3000rpm에서 $63{\Omega}$/sq로 가장 우수 하였다. 본 연구를 통해 온도와 Spin rpm에 따른 특성을 확인한 결과 온도가 높을 때 Sheet Resistance가 가장 안정화 되며, lifetime이 더욱 우수한 것을 확인할 수 있었다.

• Coupled systems mechanics
• /
• v.5 no.4
• /
• pp.341-353
• /
• 2016

Manufactures of multi-crystalline silicon ingots by means of the directional solidification system (DSS) is important to the solar photovoltaic (PV) cell industry. The quality of the ingots, including the grain size and morphology, is highly related to the shape of the crystal-melt interface during the crystal growth process. We performed numerical simulations to analyze the thermo-fluid field and the shape of the crystal-melt interface both for steady conditions and transient processes. The steady simulations are first validated and then applied to improve the hot zone design in the furnace. The numerical results reveal that, an additional guiding plate weakens the strength of vortex and improves the desired profile of the crystal-melt interface. Based on the steady solutions at an early stage, detailed transient processes of crystal growth can be simulated. Accuracy of the results is supported by comparing the evolutions of crystal heights with the experimental measurements. The excellent agreements demonstrate the applicability of the present numerical methods in simulating a practical and complex system of directional solidification system.