• Title/Summary/Keyword: Concurrent Delay

Search Result 51, Processing Time 0.025 seconds

Reduction of the Retransmission Delay for Heterogeneous Devices in Dynamic Opportunistic Device-to-device Network

  • Chen, Sixuan;Zou, Weixia;Liu, Xuefeng;Zhao, Yang;Zhou, Zheng
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.12 no.10
    • /
    • pp.4662-4677
    • /
    • 2018
  • The dynamic opportunistic device-to-device (DO-D2D) network will frequently emerge in the fifth generation (5G) wireless communication due to high-density and fast-moving mobile devices. In order to improve the Quality of Experience (QoE) of users with different computing capacity devices in the DO-D2D network, in this paper, we focus on the study of how to reduce the packets retransmission delay and satisfy heterogeneous devices. To select as many devices as possible to transmit simultaneously without interference, the concurrent transmitters-selecting algorithm is firstly put forward. It jointly considers the number of packets successfully received by each device and the device's connectivity. Then, to satisfy different devices' demands while primarily ensuring the base-layer packets successfully received by all the devices, the layer-cooperation instantly decodable network coding is presented, which is used to select transmission packets combination for each transmitter. Simulation results illustrate that there is an appreciable retransmission delay gain especially in the poor channel quality network compared to the traditional base-station (BS) retransmission algorithm. In addition, our proposed algorithms perform well to satisfy the different demands of users with heterogeneous devices.

Timed fuzzy petri net model for fuzzy control model (퍼지 제어를 위한 시간형 퍼지 페트리넷 모델)

  • 윤정모
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.34C no.5
    • /
    • pp.9-18
    • /
    • 1997
  • The petri net is a graphic model which is adaptable in modeling a complex concurrent parallel ssystem, and it is widely used in the fields of industrial enginering, computer science, electric engineeringand chemistry. Recently, the net is applied to the communication protocol, and extended to represent complex systems. There are several extended petri nets named as TPN (timed petri net), SPN (stochastic petri net), FPN(fuzzy petri net) and TFPN(timed fuzzy petri net). Accodingly, this SPN (stochastic petri net), FPN (fuzzy petri net) and TFPN(timed fuzzy petri net). Accodingly, this paper proposes an advanced communication protocol modeling method using the fuzzy value of the transition and firing delay time as the arguments of the function. The proposed method can produce clearer firing rules, and it is supposed to be used to design and analyse communication protocols in great effection.

  • PDF

A Performance Evaluation of Fully Asynchronous Disk Array Using Simulation Method (시뮬레이션 기법을 이용한 완전 비동기 디스크 어레이 성능 평가)

  • 오유영
    • Journal of the Korea Society for Simulation
    • /
    • v.8 no.2
    • /
    • pp.29-43
    • /
    • 1999
  • As real-time processing of data with large storage space is required in the era of multimedia, disk arrays are generally used as storage subsystems which be able to provide improved I/O performance. To design the cost-effective disk array, it is important to develop performance models which evaluate the disk array performance. Both queueing theory and simulation are applicable as the method of performance evaluation through queueing modeling. But there is a limit to the analytical method using queueing theory due to the characteristics of disk array requests being serviced in the parallel and concurrent manner. So in this paper we evaluate the disk array performance using simulation method which abstract disk array systems in the low level. Performance results were evaluated through simulation, so that mean response time, mean queueing delay, mean service time, mean queue length for disk array requests and utilization, throughput for disk array systems, can be utilized for capacity planning in the phase of disk array design.

  • PDF

Design of Duplicate System based on Commercial OS (상용 운영체제 기반 이중화 시스템 설계)

  • 김종호;김종호;이제헌;임형택;방경은;이숙진;임순용;양승민
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.8A
    • /
    • pp.1104-1114
    • /
    • 2000
  • If the control system that works important job fails, economical loss occurred. Hence, to guarantee high reliability, it must be duplicated. In the case of traditional duplication mechanism, dedicated operating system with duplication functions were built. This required much development and maintenance cost. They can be saved, if we use commercial operating system and its development environment.This paper proposes a duplication mechanism for the system based on commercial 0S. The system that explained in this paper is BSC(Base Station Controller). The duplicated BSC system uses concurrent write memory for synchronization and VxWorks as an operating system. We propose how the task supporting duplication functions is executed without delay and preemption, how to synchronize standby's memory with active' s, and how to use concurrent-write memory easily with VxWorks' s partition. We also describe the takeover procedure when the active detects its hardware fault and when the standby recognizes the failure of the active.

  • PDF

Transistor Sizing and Buffer Insertion Algorithms for Optimum Area under Delay Constraint (지연 제약 하에서 면적의 최적화를 위한 트랜지스터 사이징과 버퍼 삽입 알고리즘)

  • Lee, Sung-Kun;Kim, Ju-Ho
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.27 no.7
    • /
    • pp.684-694
    • /
    • 2000
  • For designing circuits for low power systems, the capacitance is an important factor for the power dissipation. Since the capacitance of a gate is proportional to the area of the gate, we can reduce the total power consumption of a circuit by reducing the total area of gates, where total area is a simple sum of all gate areas in the circuit. To reduce the total area, transistor resizing can be used. While resizing transistors, inserting buffer in the proper position can help reduce the total area. In this paper we propose two methods for concurrent transistor sizing and buffer insertion. One method uses template window simulation and the other uses extrapolation. Experimental results show that concurrent transistor sizing with buffer insertion achieved 10-20% more reduction of the total area than when it was done without buffer insertion and template window simulation is more efficient than extrapolation.

  • PDF

Applicability of Appropriateness Evaluation Protocol and Delay Tool (적절성 평가지침과 이유목록의 적용 가능성 평가)

  • Shin, Youngsoo;Kim, Yong-Ik;Kim, Chang-Yup;Kim, Yoon;Kim, Eun Gyung;Song, Yun Mi;Lee, Young Seong
    • Quality Improvement in Health Care
    • /
    • v.1 no.1
    • /
    • pp.96-108
    • /
    • 1994
  • Background: An appropriate use of hospital beds can improve productivity of hospital significantly. The authors' previous study revealed that approximately one third of Korean hospital bed days and one sixth of admissions were inappropriately used, when it was measured by Appropriateness Evaluation Protocol(AEP) and Delay Tool modified into Korean situation by the authors. This study aims to evaluate applicability of the instruments in a new hospital. More specifically the study aims to measure appropriateness of the instruments used by newly trained nurse reviewers at a new hospital setting. Methods: In order to evaluate applicability of these instruments, agreement rates of the scores recorded by newly trained nurse reviewers with by skilled nurse reviewer and also compared with the scores recorded by physician's implicit decision were assessed. Agreement rates were derived from concurrent application of AEP and Delay Tool to 52 admissions and 104 patient days from internal medicine, pediatrics, and general surgery of one university hospital. Overall agreement rate, specific nonacute agreement rate, and kappa statistics were used to indicate level of agreement. Results: Overall agreement rates on appropriateness between newly trained nurse reviewers and skilled nurse reviewer were 100% in admission and 98% in bed days. Overall agreement rates on reason for inappropriateness between newly trained nurse reviewers and skilled nurse reviewer were 96% in admission and 91% in bed days. Overall agreement rates between newly trained nurse reviewers and physician reviewer were 86% in admission and 87% in bed days. Conclusion: Results indicated that AEP and Delay Tool were applicable to a new hospital in detecting inappropriate utilization of beds and reasoning of the inappropriateness. These instruments could contribute to enhance efficiency of hospital use, through continuous monitoring of level of inappropriate hospital use at national or individual hospital level.

  • PDF

A Study on Multicast ATM Switch with Tandem Crosspoints (탠덤크로스포인터 멀티캐스트 ATM 스위치 연구)

  • Ryul, Kim-Hong
    • Journal of the Korea Society of Computer and Information
    • /
    • v.11 no.1 s.39
    • /
    • pp.157-165
    • /
    • 2006
  • This paper proposes a new output-buffered multicast ATM switch with tandem crosspoints switching fabric, named the MTCOS(Multicast Tandem Crosspoint Output-buffered Switch). The MTCOS consists of multiple simple crosspoint switch fabrics, named TCSF(Tandem Crosspoint Switch Fabric) , and concentrated output buffers for efficient multicasting. The TCSF resolves the cell delay deviation problem which the self-routing crossbar switches inherently have. Further, it offers multiple concurrent pathes from one input to multiple output ports. It also provides multi-channel switching by easy software configuration and has several desirable characteristics such as scalability, high Performance, and modularity. A shared traffic concentration and output queuing strategies of the MTCOS results in lower cell loss as well as lower cell delay time over a wide range of multicast traffic. Furthermore, it has lower hardware complexity than that of the SCOQ and Knockout multicast switch to achieve the same Knockout concentration rate as the conventional switches. It is shown that the proposed switch can be easily applied to design high performance for any multicast traffic by analytic analysis and computer simulation.

  • PDF

Design of Serial Decimal Multiplier using Simultaneous Multiple-digit Operations (동시연산 다중 digit을 이용한 직렬 십진 곱셈기의 설계)

  • Yu, ChangHun;Kim, JinHyuk;Choi, SangBang
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.4
    • /
    • pp.115-124
    • /
    • 2015
  • In this paper, the method which improves the performance of a serial decimal multiplier, and the method which operates multiple-digit simultaneously are proposed. The proposed serial decimal multiplier reduces the delay by removing encoding module that generates 2X, 4X multiples, and by generating partial product using shift operation. Also, this multiplier reduces the number of operations using multiple-digit operation. In order to estimate the performance of the proposed multiplier, we synthesized the proposed multiplier with design compiler with SMIC 110nm CMOS library. Synthesis results show that the area of the proposed serial decimal multiplier is increased by 4%, but the delay is reduced by 5% compared to existing serial decimal multiplier. In addition, the trade off between area and latency with respect to the number of concurrent operations in the proposed multiple-digit multiplier is confirmed.

Type II Optimal Normal Basis Multipliers in GF(2n) (타입 II 최적 정규기저를 갖는 GF(2n)의 곱셈기)

  • Kim, Chang Han;Chang, Nam Su
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.25 no.5
    • /
    • pp.979-984
    • /
    • 2015
  • In this paper, we proposed a Semi-Systolic multiplier of $GF(2^n)$ with Type II optimal Normal Basis. Comparing the complexity of the proposed multiplier with Chiou's multiplier proposed in 2012, it is saved $2n^2+44n+26$ in total transistor numbers and decrease 4 clocks in time delay. This means that, for $GF(2^{333})$ of the field recommended by NIST for ECDSA, the space complexity is 6.4% less and the time complexity of the 2% decrease. In addition, this structure has an advantage as applied to Chiou's method of concurrent error detection and correction in multiplication of $GF(2^n)$.

Performance Analysis of an Hybrid Switching System for Optical Networks (광 네트워크를 위한 Hybrid 스위칭 시스템의 성능 분석)

  • ;Bartek Wydrowski;Moshe Zukerman;;Chuan Heng Foh
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.40 no.10
    • /
    • pp.16-23
    • /
    • 2003
  • In this paper, we propose a new optical hybrid switching system that takes advantage of both Optical Burst Switching (OBS) and Optical Circuit Switching (OCS) technologies. This system classifies incoming IP traffic flows into short-lived and long-lived flows for hybrid switching. For performance analysis, we model the system as a single server queue in a Markovian environment. The burst generation process is assumed to follow a two-state Markov Modulated Poisson Process (MMPP), and the service rate fluctuates based on the number of concurrent OCS sessions. Results of the mean delay and queue size for OBS bursts are derived.