• Journal of Preventive Medicine and Public Health
• /
• v.6 no.1
• /
• pp.65-70
• /
• 1973

The study in the fild of medical instrument has been out of the interest by any of the life scientist in Korea. Especially, the recent developments in the medical electromics are remarkable one. Authors planned this study to ascertain the possibility of setting up the thermister thermometer with available accessories of demestic prouducts including some specific foreign assembly parts. By proper use of the thermister as one of the wheatstone bridge, we could detect tile resistance variations due to the environmental temperature variace. The intensive care for the bridge circuit and compensation scheme was required. The calibration procedure adopted here makes it possible to read the current as the temperature. The temperature range was determined by the examination and construction of the graph of the resistance-temperature variation. The determination of electric current, available ambient-temperature, the reduction of excessive current and self-heating of the thermister were made. Renovation in response-velocity was under taken too. This electronic thermometer was designed and assembled by the circuitry developed in accordance with the maximum availability of domestic products with some foreign-made parts. The result of our experiment showed very stable function and proved to be the most promissing item in the actual application as long as the thermistor thermister is concerned.

• Restorative Dentistry and Endodontics
• /
• v.22 no.2
• /
• pp.809-819
• /
• 1997

The purpose of this study was to develop an accurate frequency-dependent type apex locator. To compensate the impedence differences of different canal contents, voltage differences were pre-measured and stored for saline, HOsb1/$2O_2$ and NaOCl. The circuit was adjusted to recognize the different voltages of each solution, thereby the machine could automatically compensate the voltage differences. In the process of this study, the following informations were observed. 1. Most stable apical reading was obtained at 500Hz and 10kHz. 2. There were no differences in accuracy among three different frequency types, sign wave, triangular wave and rectangular wave(p>0.05). 3. Before the compensation of voltage differences, saline, H2O2 and NaOCl showed different readings at the apex even with the frequency-type (p<0.05). 4. After compensating the voltage difference, the accuracy was enhanced from + 0.42 to +0.32 in H2O2(p<0.05), from -0.34 to -0.12 in NaOCl(p<0.05).

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.17 no.2
• /
• pp.233-237
• /
• 2017

The dual-channel receiver MMIC which is composed of LNA, Mixer, LO-amp and temperature compensation circuit is designed on a single chip. For the performance comparison, a FMCW radar transceiver module using commercial MMICs is also implemented. As a result, Multi-channel Transceiver using manufactured MMIC shows an improved performance such as noise figure and gain flatness compare to purchased MMIC.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.20 no.3
• /
• pp.6-11
• /
• 2006

This paper describes the novel control techniques design of VSC(Voltage Sag Corrector) for the purpose of power line quality enhancement. A fast detecting technique of voltage sag is implemented through the detection of instantaneous value on synchronous rotating dq-reference frame. The first order digital filter is added in the detection algorithm to protect the insensitive characteristics against the noise. The relationship between the total detection time and cut-off frequency of the filter is described. The size of the capacitor bank used as the energy storage element is designed from the point of view of input/output energy with circuit analysis. Finally, the validity of the proposed scheme is proven through the simulated results.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.15 no.4
• /
• pp.327-334
• /
• 2010

This paper deals with a single-phase dynamic voltage restorer(DVR) with a quasi Z-source topology. The proposed system based on a single-phase quasi Z-source PWM ac-ac converter which have features such as the input voltage and output voltage are sharing ground, and input current operates in continuous current mode(CCM). For the detection of voltage sag-swell, peak voltage detection method is applied. Also, the circuit principles of the proposed system are described. During the 60% severe voltage sag and 30% voltage swell, the proposed system controls the adding or missing voltage and maintains the rated voltage of sinusoidal waveform at the terminals of the critical loads. Finally, PSIM simulation and experimental results are presented to verify the proposed concept and theoretical analysis.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.66 no.12
• /
• pp.1740-1744
• /
• 2017

This paper describes the preparation and characteristics of a battery capacitor and module for solar power system. A cylindrical 30,000F battery capacitor ($60{\times}138mm$) was assembled by using the $LTO(Li_4Ti_5O_{12})$ electrode as an anode and $NMC(LiNiMnCoO_2)-LCO(LiCoO_2)$ as a cathode. The battery capacitor has reduced energy density and power density under high CC(constant current) and CP(constant power) conditions. Battery capacitor module (16V, 11Ah) was fabricated using an asymmetric hybrid capacitor with a capacitance of 30,000F. In order to determine the characteristics of the battery capacitor Module for solar power system, battery capacitor cells were connected in series with active balancing circuit. As a result of measuring the 100w LED lamp, it was discharged at the voltage of 15V~10V, and the compensation time at discharge was measured to be about 4979s. Experimental results show that it can be applied to applications related to solar power system by applying battery capacitor module.

• Journal of Power Electronics
• /
• v.18 no.1
• /
• pp.147-159
• /
• 2018

In this paper, the voltage tracking control of a conventional DC-DC boost converter affected by unknown, time-varying circuit parameter perturbations is investigated. Based on the fundamental property of incremental passivity, a passivity based control law is designed. Then, to obtain a better disturbance rejection property, two generalized proportional integral (GPI) observers are employed to estimate the time-varying uncertainties in the output voltage and inductor current channels, and the estimated values are applied as feedforward compensation. Moreover, the global trajectory tracking performance of a system with disturbances is ensured under the composite controller. Finally, simulation and experiment studies are provided to demonstrate the feasibility and effectiveness of the proposed method. The results show that the proposed controller delivers a promising disturbance rejection capability as well as a good nominal tracking performance.

• Proceedings of the KIPE Conference
• /
• 2015.11a
• /
• pp.25-26
• /
• 2015

Inductive Power Transfer (IPT) method becomes more and more popular for the Electric Vehicle (EV) battery charger due to its convenience and safety in comparison with plugged-in charger. In recent years, Lithium batteries are increasingly used in EVs and Constant Current/Constant Voltage (CC/CV) charge needs to be adopted for the high efficiency charge. However, it is not easy to design the IPT Battery Charger which can charge the battery with CC/CV charge under the wide range of load variation due to the wide range of variation in its operating frequency. This paper propose a new design and control method which makes it possible to implement the CC/CV mode charge with minimum frequency variation (less than 1kHz) during all over the charge process. A 6.6kW prototype charge has been implemented and 96.1% efficiency was achieved with 20cm air gap between the coils.

• Proceedings of the KSR Conference
• /
• 2008.11b
• /
• pp.214-218
• /
• 2008

Because on the high-tension underground distribution line of an electric railway high voltage XLPE Cable two or three circuits between railway stations with a standard as receiving transformer facilities are established at a $30km{\sim}50km$ interval, reactive power in which the phase of a current is larger than that of a voltage is supplied when trains are not working, so when there are no loading or low loading as night. Due to the long-distance trend of the underground distribution system on an alternating current railway distribution line, the terminal voltage of a transformer is over the standard voltage, and after all, commercial cycle overvoltage is continued. To solve this problem, the shunt reactor is installed in middle of power distribution lines to maintain receiver voltage meted under the allowance regulation through control of the reactive power. Also, in case that the thickness of single cable is over $60mm^2$ and length of line is about over 30km, a circuit breaker is broken by shorting shunt ability of charging current in excess of shunt current(31.5A.rms). Therefore, this thesis presents installing the location of shunt reactor for quantitative analysis by using optimum algorism for compensation and control of the charging current.

• Journal of the Semiconductor & Display Technology
• /
• v.20 no.3
• /
• pp.71-76
• /
• 2021

Digital decimation filters are used in various digital signal processing systems using ADCs, including digital communication systems and sensor network systems. When the sampling rate of digital data is reduced, aliasing occurs. So, an anti-aliasing filter is necessary to suppress aliasing before down-sampling the data. Since the anti-aliasing filter has to have a sharp transition band between the passband and the stopband, the order of the filter is very high. However, as the order of the filter increases, the complexity and area of the filter increase, and more power is consumed. Therefore, in this paper, we propose two types of decimation filters, focusing on reducing the area of the hardware. In both cases, the complexity of the circuit is reduced by applying the required down-sampling rate in two times instead of at once. In addition, CIC decimation filters without a multiplier are used as the decimation filter of the first stage. The second stage is implemented using a CIC filter and a down sampler with an anti-aliasing filter, respectively. It is designed with Verilog-HDL and its function and implementation are validated using ModelSim and Quartus, respectively.