• Title/Summary/Keyword: Cell delay time

Search Result 281, Processing Time 0.026 seconds

A Modified Dynamic Weighted Round Robin Cell Scheduling Algorithm

  • Kwak, Ji-Young;Nam, Ji-Seung;Kim, Do-Hyun
    • ETRI Journal
    • /
    • v.24 no.5
    • /
    • pp.360-372
    • /
    • 2002
  • In this paper, we propose the modified dynamic weighted round robin (MDWRR) cell scheduling algorithm, which guarantees the delay property of real-time traffic and also efficiently transmits non-real-time traffic. The proposed scheduling algorithm is a variation of the dynamic weighted round robin (DWRR) algorithm and guarantees the delay property of real-time traffic by adding a cell transmission procedure based on delay priority. It also uses a threshold to prevent the cell loss of non-real-time traffic that is due to the cell transmission procedure based on delay priority. Though the MDWRR scheduling algorithm may be more complex than the conventional DWRR scheme, considering delay priority minimizes cell delay and decreases the required size of the temporary buffer. The results of our performance study show that the proposed scheduling algorithm has better performance than the conventional DWRR scheme because of the delay guarantee of real-time traffic.

  • PDF

A Suitable Handoff Scheme for Time Sensitive Service in a W-ATM Network (무선 ATM 망에서 Time Sensitive Service에 적합한 Handoff 방법에 관한 연구)

  • Joo, Jong-Hyuk
    • Journal of Korean Society of Industrial and Systems Engineering
    • /
    • v.28 no.4
    • /
    • pp.14-19
    • /
    • 2005
  • In general, cell transmission delay is more sensitive for real time video service rather than cell losses in a wireless ATM network. Existing handoff schemes, which are emphasizing the prevention of cell losses, have limitations in cell transmission delay to satisfy QoS. In this paper, we propose a scheme to minimize transmission delay generated during the handoff and to maintain the sequence of cells. Transmission delay can be reduced by transmitting ATM cells with low CLP(i.e., CLP=0) prior to others and by discarding cells with high CLP(i.e., CLP= 1). The simulation results show that the proposed scheme is suitable for delay sensitive real time VBR service as well as fast handoff by giving high CLP to less meaningful MPEG frames.

Fair delay and loss priority control in ATM networks (ATM 망에서 공평한 지연 및 손실 우선순위 제어)

  • 박창욱;임인칠
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.6
    • /
    • pp.23-32
    • /
    • 1996
  • This paper proposes a new buffer management scheme to service delay-sensitive traffic and loss-sensitive traffic fairly in ATM networks. The proposed scheme uses tow buffers for delay-sensitive traffic and loss-sensitive traffic. To satisfy the average delay time of delay-sensitive traffic, cells in real-time buffer are served first. When congestion occurs in nonreal-time buffer, low loss priority cell in real-time buffer can be pushed out by high loss priority cell in nonreal-time buffer can be transferred to real-time buffer considering threshold value in real-time buffer. Using computer simulation, the existing methods and proposed scheme are compared and analyzed with respect to cell loss rate and average delay time. Simulation results show that the proposed scheme have superior performance to conventional schemes.

  • PDF

A Modified-DWRR Cell Scheduling Algorithm improved the QoS of Delay (지연 특성을 개선한 Modified-DWRR 셀 스케쥴링 알고리즘)

  • Gwak, Ji-Yeong;Nam, Ji-Seung
    • The KIPS Transactions:PartC
    • /
    • v.8C no.6
    • /
    • pp.805-814
    • /
    • 2001
  • In this paper, we propose a new scheduling algorithm that guarantees the delay property of real-time traffic, not considered in previous DWRR(Dynamic Weighted Round Robin) algorithm and also transmits non-real-time traffic efficiently. The proposed scheduling algorithm is a variation of DWRR algorithm to guarantee the delay property of real-time traffic by adding cell transmission method based on delay priority. It also uses the threshold to prevent the cell loss of non-real-time traffic due to cell transmission method based on delay priority. Proposed scheduling algorithm may increase some complexity over conventional DWRR scheme because of cell transmission method based on delay priority. However, the consideration of delay priority can minimize cell delay and require less size of temporary buffer. Also, the results of our performance study shows that the proposed scheduling algorithm has better performance than conventional DWRR scheme due to reliable ABR service and congestion avoidance capacity.

  • PDF

Performance Analysis of Time Division Multiplexed Optical Output Buffers (시간 분할 다중합 광 출력 버퍼의 성능 분석)

  • 정준영;고광철;정제명
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.28 no.9B
    • /
    • pp.751-759
    • /
    • 2003
  • We analyze the performances, such as the cell loss probability(CLR) and the cell delay time, of time division multiplexed(TDM) optical output buffers using traveling delay lines or delay-line loops for buffering. Since traveling delay lines used for buffering are superior over delay-line loops in terms of simplicity and signal quality, they were used in a conventional TDM optical output buffer. However, the latter is more flexible than the former in that the cell storage time is adjustable by changing the recirculating times of a cell in the loops. So we propose a novel TDM optical output buffer using delay-line loops for buffering. We show that the proposed TDM optical output buffer can reduce the number of buffering unit required to achieve a CLR of less than 10$^{-9}$ . When the number of buffering unit is sufficiently large, we show that both TDM optical output buffers have same cell delay time characteristic.

A Study on Efficient Scheduling Scheme for QoS in ATM Switch (ATM 스위치에서의 QOS 을 위한 효율적인 스케쥴링 기법에 관한 연구)

  • 이상태;김남희
    • Proceedings of the IEEK Conference
    • /
    • 1998.10a
    • /
    • pp.75-78
    • /
    • 1998
  • In this paper, we propose a new cell discarding and scheduling scheme which reduce cell loss rate by measuring, in real time, the number of discarded cells in the queuing system with a different loss priority for each class of service such that each class of service meets its cell loss rate requirements and reduce average delay rate for the traffic that is sensitive in cell delay in output buffer of the ATM switch. Throughout the computer simulation, the existing scheduling scheme and proposed scheme are compared with respect to cell loss rate and average delay time.

  • PDF

Performance Analysis of NTT/BT Protocol (NTT/BT 프로토콜의 성능 분석)

  • 이창훈;백상엽;이동주
    • Journal of the Korean Operations Research and Management Science Society
    • /
    • v.22 no.2
    • /
    • pp.99-123
    • /
    • 1997
  • Performance analysis of NTT/BT protocol is investigated, which is a GFC (Generic Flow Control) ptotocol in ATM (Asynchronous Transfer Mode ) network and is based on cyclic reset mechanism. THe mean cell delay time is proposed as a performance measure of NTT/BT protocol. The mean cell delay time is defined as the duration from the instant the cell arrives at the transmission buffer until the cell is fully transmitted. The process of cell transmission can be described as a single server queueing modle with two dependent services. By utilizing this model, mean cell delay time is obtained and sensitivity of the factors such as window size and reset period is also analysed.

  • PDF

Effective Priority Control Scheme according to Cell Loss Probability in ATM (ATM에서의 셀 손실율에 따른 효율적인 우선순위 제어)

  • 이상태;김남희전병실
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.70-73
    • /
    • 1998
  • This paper present a new priority control mechanism which is to balance the cell loss rate by measuring, in real time, the number of discarded cells in the queuing system with a different loss priority for each class of service such that each class of service meets its cell loss rate requirements. And, to reduce the delay rates we modified existing cell scheduling scheme. Throughout the computer simulation, the existing methods and proposed scheme is compared with respect to cell loss rate and average delay time. In the result of simulation, the proposed scheme have more improved performance than the other schemes with respect to cell loss rate and average delay time.

  • PDF

Improved UPC Algorithm Adopting a Dynamic Spacer for Traffic Control in ATM Networks (ATM망에서 트래픽 제어용 동적 지연기를 적용한 개선된 UPC 알고리즘)

  • Kim Wu Woan
    • Journal of Korea Multimedia Society
    • /
    • v.8 no.2
    • /
    • pp.192-200
    • /
    • 2005
  • In this paper, an improved User Parameter Control (UPC) algorithm is proposed for controlling traffic in ATM networks. The present algorithm consists of Cell Buffer, Red Token Pool, Green Token Pool, and Spacer. A token is generated at a certain time period, and the tokens are consumed one each time a cell arrives. At this time, if the delay element, named Spacer, is empty, the cell comes into the network. On the other hand, if Spacer is not empty, the cell cannot come into the network. In addition, in the case that tokens do not exist in Token Pool, the corresponding cell is thrown away The arbitrary function of the token used in this paper is removed. Instead, the token is used only to control network traffic. This research proposes new UPC Algorithm to improve the current cell delay rate and cell loss rate by dynamically adopting the delay element, named Spacer, with respect to the traffic condition, which is different from controlling that the cell comes into the network after a certain delay time period.

  • PDF

A $3{\mu}m$ Standard Cell Library Implemented in Single Poly Double Metal CMOS Technology ($3{\mu}m$ 설계 칫수의 이중금속 CMOS 기술을 이용한 표준셀 라이브러리)

  • Park, Jon Hoon;Park, Chun Seon;Kim, Bong Yul;Lee, Moon Key
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.24 no.2
    • /
    • pp.254-259
    • /
    • 1987
  • This paper describes the CMOS standard cell library implemented in double metal single poly gate process with 3\ulcornerm design rule, and its results of testing. This standard cell library contains total 33 cells of random logic gates, flip-flop gates and input/output buffers. All of cell was made to have the equal height of 98\ulcornerm, and width in multiple constant grid of 9 \ulcornerm. For cell data base, the electric characteristics of each cell is investigated and delay is characterized in terms of fanout. As the testing results of Ring Oscillator among the cell library, the average delay time for Inverter is 1.05 (ns), and the delay time due to channel routing metal is 0.65(ps)per unit length.

  • PDF