• Title/Summary/Keyword: Bus protocol

Search Result 204, Processing Time 0.023 seconds

FPGA Implementation of WEP Protocol (WEP 프로토콜의 FPGA 구현)

  • 하창수;최병윤
    • Proceedings of the IEEK Conference
    • /
    • 2003.07b
    • /
    • pp.799-802
    • /
    • 2003
  • In this paper a FPGA implementation of WEP protocol is described. IEEE 802.11 specifies a wired LAN equivalent data confidentiality algorithm. WEP(Wired Equivalent Privacy) is defined as protecting authorized users of a wireless LAN from casual eavesdropping. WEP use RC4 algorithm for data encryption and decryption, also it use CRC-32 algorithm for error detection. The WEP protocol is implemented using Xilinx VirtexE XCV1000E-6HQ240C FPGA chip with PCI bus interface.

  • PDF

A Study of CAN Routing Protocol for Efficient Communication Environment Based on Distance Vector Routing Protocol in Heterogeneous Field Sensor Network (이기종 필드 센서 네트워크의 효율적인 통신 환경을 위한 거리벡터 라우팅 프로토콜 기반 CAN 라우팅 프로토콜에 관한 연구)

  • Han, Kyoung-Heon;Han, Seung-Jo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.17 no.8
    • /
    • pp.1820-1826
    • /
    • 2013
  • Heterogeneous field sensor network between sensor to sensor is designed the CAN method to bus type structure in most using at industry. This Network is supporting a distance vector routing protocol on a characteristic structural a bus type. Also This network support to convert as making separate routing table in heterogeneous network. However distance vector routing protocol make a problem of decrease efficiency because of restriction of network expandability and low transmission process. We propose new CAN routing protocol to support network expandability and high transmission process of industry network. New CAN routing protocol structure addition priority and optional function field based on RIPv2. We established heterogeneous field sensor network, we measure data Throughput(bits/sec) for confirm new CAN routing protocol to increase efficient in industry.

Performance Analysis of S-LExpressnet protocol added a control station (컨트롤 스테이션을 갖는 S-LExpressnet 프로토콜의 성능 분석)

  • 유동관
    • Journal of the Korea Society of Computer and Information
    • /
    • v.8 no.1
    • /
    • pp.84-89
    • /
    • 2003
  • In this Paper, an improved protocol is proposed by supplementing a control station for transmission cycle management. This protocol is proposed to complement the shortcomings of the conventional L-Expressnet protocol which is used for round robin process in bus topology. We analyzed the improved protocol in channel utilization viewpoint and compared the result with that of the conventional protocol. From this result, we showed that the channel utilization of the improved protocol is superior to that of the conventional protocol when a maximum normalized propagation delay is increased.

  • PDF

Performance Analysis of Slot-Extension Adapt ive SECS-LExpressnet protocol (확장슬롯 적응형 SECS-LExpressnet 프로토콜의 성능 분석)

  • 유동관
    • Journal of the Korea Society of Computer and Information
    • /
    • v.8 no.2
    • /
    • pp.106-111
    • /
    • 2003
  • In this Paper, an improved protocol is proposed by supplementing a control station for transmission cycle management and slot-extension function. This protocol is proposed to complement the shortcomings of the conventional L-Expressnet protocol which is used for round robin process in bus topology. We analyzed the improved protocol in channel utilization viewpoint and compared the result with that of the conventional Protocol. From this result, we showed that the channel utilization of the improved protocol is superior to that of the conventional protocol when a maximum normalized propagation delay is increased.

  • PDF

Tramsmission Method of Periodic and Aperiodic Real-Time Data on a Timer-Controlled Network for Distributed Control Systems (분산제어시스템을 위한 타이머 제어형 통신망의 주기 및 실시간 비주기 데이터 전송 방식)

  • Moon, Hong-ju;Park, Hong-Seong
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.6 no.7
    • /
    • pp.602-610
    • /
    • 2000
  • In communication networks used in safety-critical systems such as control systems in nuclear power plants there exist three types of data traffic : urgent or asynchronous hard real-time data hard real-time periodic data and soft real-time periodic data. it is necessary to allocate a suitable bandwidth to each data traffic in order to meet their real-time constraints. This paper proposes a method to meet the real-time constraints for the three types of data traffic simultaneously under a timer-controlled token bus protocol or the IEEE 802.4 token bus protocol and verifies the validity of the presented method by an example. This paper derives the proper region of the high priority token hold time and the target token rotation time for each station within which the real-time constraints for the three types of data traffic are met, Since the scheduling of the data traffic may reduce the possibility of the abrupt increase of the network load this paper proposes a brief heuristic method to make a scheduling table to satisfy their real-time constraints.

  • PDF

The Simulation Algorithm for Performance Analysis of Slotted 1-Persistent CSMA/CD Bus Protocol (Slotted 1-Persistent CSMA/CD 버스 프로토콜의 성능 분석을 위한 시뮬레이션 알고리즘)

  • 박상천;김동길;김정선
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.15 no.6
    • /
    • pp.506-515
    • /
    • 1990
  • The major purpose of this thesis is suggest the simulation algorithm for performance analysis of throughput of slotted 1-persistent CSMA/CD bus protocol in Local Area Networks. The suggested simulation algorithm processes the effect of each station group that classified by the number of collision experience. Therefore, this simulation algorithm is more effective in terms of the execute than existing algorithm that processed the effect of each station. This study suggests the method for application to the busy/idle generator.

  • PDF

Performance Evaluation of a High-Speed LAN using a Dual Mode Switching Access Protocol (이중 모드 스윗칭 억세스 프로토콜을 이용한 고속 근거리 통신망의 성능평가)

  • 주기호
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.21 no.10
    • /
    • pp.2620-2633
    • /
    • 1996
  • In this paper, a new high-speed local area network using a dual mode switching access (DMSA) protocol implemented on a dual unidirectional bus is described. By utilizing the implicit positionalordering of stations on a unidirectional bus, the proposed system switches between random access mode and the token access model withoug unnecessary delay. Therefore, unlike other hybrid systems such as Buzz-net and Z-net, DMSA does not show a rapid degradation in performance as the load increases. We obtain the average channel utilization and the average access delay by using a simplified analytic model. The numerical results obtained via analysis are compared to the simulation resuls for a partial validation of the approximate model. The performance characteristics of DMSA are superior delay-throughput characteristics at light and medium loads, compared to compared to other LAN systems, and the capability of providing a single active station with full capabity of the channel.

  • PDF

Mastership Passing Algorithm for Train Communication Network Protocol (철도 제어통신 네트워크 프로토콜에서 마스터권한 진달 기법)

  • Seo, Min-Ho;Park, Jae-Hyun;Choi, Young-Joon
    • Journal of the Korean Society for Railway
    • /
    • v.10 no.1 s.38
    • /
    • pp.88-95
    • /
    • 2007
  • TCN(Train Communication Network) adopts the master/slave protocol to implement real-time communication. In this network, a fault on the master node, cased by either hardware or software failure, makes the entire communication impossible over TCN. To reduce fault detection and recovery time, this paper propose the contention based mastership transfer algorithm. Slave nodes detect the fault of master node and search next master node using the proposed algorithm. This paper also shows the implementation results of a SoC-based Fault-Tolerant MVB Controller(FT-MVBC) which includes the fault-detect-logic as well as the MVB network logic to verify this algorithm.

A Wrapper Design Methodology Based On IPCs (IPC에 근거한 래퍼 설계 방법론)

  • Yun, Chang-Ryul;Jhang, Kyoung-Son
    • The KIPS Transactions:PartA
    • /
    • v.9A no.4
    • /
    • pp.573-580
    • /
    • 2002
  • Reusing IPs requires interface protocol related tasks such as writing test benches and designing interface protocol conversion circuits, e.g. wrappers for IPs. The results of those tasks usually include IPC(interface protocol component)s for the corresponding IPs, similar to bus protocol components of the bus functional models. This paper proposes a methodology for the interface circuit design using synthesizable In that can be re-used. IPC recognizes or executes transactions over the given interface ports. So we present a transaction-oriented interface protocol description language, and a method to convert the description into an IPC in synthesizable VHDL code. With experiments, we show that the interface design using IPC does not cause significant area overhead compared with the interface design without IPC. The proposed IPC-based approach can be employed to reduce the interface design time since the designers can reuse IPCs without understanding the detailed interface protocols.

Protocol Design and Controller Implementation of Automotive LED Matrix Headlamp Control (차량용 LED 매트릭스 헤드램프 제어를 위한 LED 제어 프로토콜 설계 및 제어기 구현)

  • Changmin Lee;Wonchae Kim;Seonghyun Yang;Seongsoo Lee
    • Journal of IKEEE
    • /
    • v.27 no.4
    • /
    • pp.368-378
    • /
    • 2023
  • Automotive headlamp with LED matrix exploits low-cost low-speed serial buses such as I2C and SPI for digital LED control. When headlamp resolution increases, LED control data significantly increases to exceed capacity of control bus. This paper proposes HLCP (Headlamp LED Control Protocol), a novel LED maxtrix headlamp protocol. The proposed protocol exploits dedicated instructions to control many LEDs simultaneously, so it can control much more LEDs than conventional control buses although it is basically based on I2C bus. It is designed and verified in Verilog HDL. Simulation results show that HLCP can control LED matrix headlamp more efficiently than I2C and SPI.