• Journal of Electrical Engineering and Technology
• /
• 제10권1호
• /
• pp.271-279
• /
• 2015

Induction cooking application with multiple loads need high power inverters and appropriate control techniques. This paper proposes an inverter configuration with buck-boost converter for multiple load induction cooking application with independent control of each load. It uses one half-bridge for each load. For a given dc supply of $V_{DC}$, one more $V_{DC}$ is derived using buck-boost converter giving $2V_{DC}$ as the input to each half-bridge inverter. Series resonant loads are connected between the centre point of $2V_{DC}$ and each half-bridge. The output voltage across each load is like that of a full-bridge inverter. In the proposed configuration, half of the output power is supplied to each load directly from the source and remaining half of the output power is supplied to each load through buck-boost converter. With buck-boost converter, each half-bridge inverter output power is increased to a full-bridge inverter output power level. Each half-bridge is operated with constant and same switching frequency with asymmetrical duty cycle (ADC) control technique. By ADC, output power of each load is independently controlled. This configuration also offers reduced component count. The proposed inverter configuration is simulated and experimentally verified with two loads. Simulation and experimental results are in good agreement. This configuration can be extended to multiple loads.

• Journal of Power Electronics
• /
• 제18권3호
• /
• pp.879-891
• /
• 2018

A bidirectional dc-dc converter is used in battery energy storage systems owing to the growing requirements of a charging and discharging mode of battery. The magnetic coupling of output or input inductors in parallel-connected multi modules of a bidirectional dc-dc converter is often utilized to reduce the peak-to-peak ripple size of the inductor current. This study proposes a novel design guideline to achieve minimal ripple size of the inductor current under bidirectional power flow. The newly proposed design guideline of optimized coupling factor is applicable to the buck and boost operation modes of a bidirectional dc-dc converter. Therefore, the coupling factor value of the coupled inductor does not have to be optimized separately for buck and boost operation modes. This new observation is explained using the theoretical model of coupled inductor and confirmed through simulation and experimental test.

• Journal of Power Electronics
• /
• 제19권4호
• /
• pp.894-906
• /
• 2019

In this paper, a DC-DC converter is proposed based on the Cuk converter. The proposed converter has high efficiency and it can be used in multilevel DC-DC converters. A reduction of the inductors size in comparison to Cuk converter and a reduction in the inductors resistance negative effects on efficiency are the important points of the proposed converter. Its voltage ripple is reduced when compared to other converters. Its output voltage has a high quality and does not contain spikes. A theoretical analysis demonstrates the positive points of the proposed converter. The design and analysis of the converter are done in continues conduction mode (CCM). Experiments confirm the obtained theoretical equations. The proposed converter voltage gain is similar to that of a conventional Boost converter. As a result, they are compared. The comparison illustrates the advantages of the proposed converter and its higher quality. Furthermore, a prototype of the proposed converter and its combination with a 2x multiplier are built in the lab. Experimental results validate the analysis. In addition, they are in good agreements with each other.

• Journal of Power Electronics
• /
• 제16권5호
• /
• pp.1669-1677
• /
• 2016

A new auxiliary circuit for boost, buck, buck-boost, Cuk, SEPIC, and zeta converters is introduced to provide soft switching for pulse-width modulation converters. In the aforementioned family of DC-DC converters, the main and auxiliary switches turn on under zero current transition (ZCT) and turn off with zero voltage and current transition (ZVZCT). All diodes commutate under soft switching conditions. On the basis of the proposed converter family, the boost topology is analyzed, and its operating modes are presented. The validity of the theoretical analysis is justified by the experimental results of a 100W, 100 kHz prototype. The conducted electromagnetic emissions of the proposed boost converter are measured and found to be lower than those of another ZCT boost converter.

• Journal of Power Electronics
• /
• 제12권3호
• /
• pp.377-386
• /
• 2012

An interleaved bridgeless buck-boost AC/DC converter is presented in this paper to achieve the characteristics of low conduction loss, a high power factor and low harmonic and ripple currents. There are only two power semiconductors in the line current path instead of the three power semiconductors in a conventional boost AC/DC converter. A buck-boost converter operated in the boundary conduction mode (BCM) is adopted to control the active switches to achieve the following characteristics: no diode reverse recovery problem, zero current switching (ZCS) turn-off of the rectifier diodes, ZCS turn-on of the power switches, and a low DC bus voltage to reduce the voltage stress of the MOSFETs in the second DC/DC converter. Interleaved pulse-width modulation (PWM) is used to control the switches such that the input and output ripple currents are reduced such that the output capacitance can be reduced. The voltage doubler topology is adopted to double the output voltage in order to extend the useable energy of the capacitor when the line voltage is off. The circuit configuration, principle operation, system analysis, and a design example are discussed and presented in detail. Finally, experiments on a 500W prototype are provided to demonstrate the performance of the proposed converter.

• Journal of Electrical Engineering and Technology
• /
• 제11권1호
• /
• pp.143-149
• /
• 2016

The two-stage converter is widely used in traditional DC/AC inverter. It has several disadvantages such as complex topology, large volume and high loss. In order to overcome these shortcomings, a novel half load-cycle worked dual SEPIC single-stage inverter, which is based on the analysis of the relationship between input and output voltages of SEPIC converters operating in the discontinuous conduction mode (DCM), is presented in this paper. The traditional single-stage inverter has remarkable advantages in small and medium power applications, but it can’t realize boost DC/AC output directly. Besides one pre-boost DC/DC converter is needed between the DC source and the traditional single-stage inverter. A novel DC/AC inverter without pre-boost DC/DC converter, which is comprised of two SEPIC converters, is studied. The output of dual SEPIC converters is connected with anti-parallel and half load-cycle control is used to realize boost and buck DC/AC output directly and work properly, whatever the DC input voltage is higher or lower than the AC output voltage. The working principle, parameter selection and the control strategy of the inverters are analyzed in this paper. Simulation and experiment results verify the feasibility of the new inverter.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1996년도 하계학술대회 논문집 A
• /
• pp.376-378
• /
• 1996

This paper presents a new PFC control method which replaces a fast line current measurement with a filtered load current measurement. Using the power balance relation between the input and the output of the boost converter. the input current can be described as the function of load current. Thus the PWM signal which effects the switching control of the boost converter is generated using the PFC input voltage, the PFC output voltage and the load current as input variables. By using a filter between the bridge rectifier and a dc-to-dc converter, the input voltage of the dc-to-dc converter is forced to always maintain above zero volt. Then the input current traces a sinewave in phase. The proposed scheme accomplishes a very high power factor and a low harmonic distortion of the line current. The validity of this scheme is demonstrated through simulation.

• 전자공학회논문지S
• /
• 제34S권9호
• /
• pp.118-125
• /
• 1997

This paper proposed a new partial resonant 3.PHI. AC-DC boost converter of high efficiency using lossless snubber. The proposed converter, DCM (Discontinuous Current Mode) has a merit of simple controlled circuit because the input current control discontinuously. But turned off switching loss and stress of the switching device increase when the switch turned off at the peak of current. Therefore, the paper improves efficiency by adopting the PRS$^{2}$(Partial Resonant Soft Switching) in 3.PHI. AC-DC boost converter and makes the unity power factor. The PRS$^{2}$ is reduced a current/voltage stresses of switching devices. Also, a DCMPRS$^{2}$M(Discontinuous Conduction Mode Partial Resonant Soft Switching Method) appear the current and voltage equation of this circuit. The paepr examine in a 3.PHI. AC-DC boost converter and show the result of that.

• Journal of Power Electronics
• /
• 제12권6호
• /
• pp.912-924
• /
• 2012

In hybrid renewable power systems, the use of a multiple-input dc/dc converter (MIC) leads to simpler circuit and lower cost, when compared to the conventional use of several single-input converters. This paper proposed a novel three-input buck/boost/buck-boost converter, which can be used in applications with various values of input voltage. The energy sources in this converter can deliver power to the load either simultaneously or individually in one switching period. The steady relationship, the power management strategy and the small-signal circuit model of this converter have been derived. With decoupling technology, modeling and regulator design can be obtained under multi-loop control modes. Finally, three generating methods of a multiple-input buck/boost/buck-boost converter is given, and this method can be extended to the other multiple-input dc/dc converters.

• 한국정보통신학회:학술대회논문집
• /
• 한국정보통신학회 2012년도 추계학술대회
• /
• pp.247-250
• /
• 2012

본 논문에서는 열전에너지 하베스팅을 위한 DC-DC 부스트 변환기를 설계하였다. 설계한 변환기는 열전소자의 작은 출력 전압으로부터 start-up 블록을 통해 일정 전압까지 승압된 $V_{DD}$를 얻으며, 이는 내부 블록들을 동작시키는데 사용된다. $V_{DD}$가 원하는 전압 값에 도달하면 detector가 이를 감지하여 start-up 블록을 off 시킴으로써 전류소모를 최소화하였다. 비교기의 출력에 따라 $V_{DD}$를 위한 DC-DC 변환기와 최종출력 $V_{OUT}$을 위한 변환기를 번갈아가며 동작시켜서 최종적으로 승압된 출력을 얻는다. 모의실험 결과, 설계한 변환기는 열전소자로부터 200mV의 전압을 입력받아 2.8V의 전압을 출력한다. 0.35um CMOS공정을 사용하여 설계한 칩의 크기는 PAD를 포함하여 $1.52mm{\times}0.95mm$이다.