• Title/Summary/Keyword: BGA interconnection process

Search Result 4, Processing Time 0.019 seconds

Development of BGA Interconnection Process Using Solderable Anisotropic Conductive Adhesives (Solderable 이방성 도전성 접착제를 이용한 BGA 접합공정 개발)

  • Yim, Byung-Seung;Lee, Jeong Il;Oh, Seung Hoon;Chae, Jong-Yi;Hwang, Min Sub;Kim, Jong-Min
    • Journal of the Semiconductor & Display Technology
    • /
    • v.15 no.4
    • /
    • pp.10-15
    • /
    • 2016
  • In this paper, novel ball grid array (BGA) interconnection process using solderable anisotropic conductive adhesives (SACAs) with low-melting-point alloy (LMPA) fillers have been developed to enhance the processability in the conventional capillary underfill technique and to overcome the limitations in the no-flow underfill technique. To confirm the feasibility of the proposed technique, BGA interconnection test was performed using two types of SACA with different LMPA concentration (0 and 4 vol%). After the interconnection process, the interconnection characteristics such as morphology of conduction path and electrical properties of BGA assemblies were inspected and compared. The results indicated that BGA assemblies using SACA without LMPA fillers showed weak conduction path formation such as solder bump loss or short circuit formation because of the expansion of air bubbles within the interconnection area due to the relatively high reflow peak temperature. Meanwhile, assemblies using SACA with 4 vol% LMPAs showed stable metallurgical interconnection formation and electrical resistance due to the favorable selective wetting behavior of molten LMPAs for the solder bump and Cu metallization.

${\mu}$BGA and ${\mu}$Spring Packages for Rambus DRAM Applications and Their Electrical Characteristics (Rambus DRAM실장용 ${mu}!$BGA (Ball Grid Array) 및 ${mu}!$Spring 패키지와 전기적 특성)

  • Kim, Jin-Seong;Yu, Yeong-Gap
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.38 no.4
    • /
    • pp.243-250
    • /
    • 2001
  • This paper presents the structure of a $\mu$Spring package, its fabrication process and an analysis of its electrical characteristics compared to that of a $\mu$BGA. It was found that both $\mu$BGA and $\mu$Spring packages provide with outstanding high speed signal transmission characteristics due to their lower inductance of package interconnection lines, smaller than half of inductance of TSOP package lines. Even the worst case substrate trace of a Rambus DRAM $\mu$Spring package yields the line inductance of 2.9nH, which provides with 25% margin compared to the Rambus DRAM specification of 4nH. The fabrication cost of $\mu$Spring package is lower than that of $\mu$BGA by 50%, passes 1000 thermal cycles, meets JEDEC Level 1 specification whereas $\mu$BGA does not, and thereby yields high reliability and strong competing power.

  • PDF

High-density Through-Hole Interconnection in a Silicon Substrate

  • Sadakata, Nobuyuki
    • Proceedings of the International Microelectronics And Packaging Society Conference
    • /
    • 2003.09a
    • /
    • pp.165-172
    • /
    • 2003
  • Wafer-level packaging technology has become established with increase of demands for miniaturizing and realizing lightweight electronic devices evolution. This packaging technology enables the smallest footprint of packaged chip. Various structures and processes has been proposed and manufactured currently, and products taking advantages of wafer-level package come onto the market. The package enables mounting semiconductor chip on print circuit board as is a case with conventional die-level CSP's with BGA solder bumps. Bumping technology is also advancing in both lead-free solder alternative and wafer-level processing such as stencil printing using solder paste. It is known lead-free solder bump formation by stencil printing process tend to form voids in the re-flowed bump. From the result of FEM analysis, it has been found that the strain in solder joints with voids are not always larger than those of without voids. In this paper, characteristics of wafer-level package and effect of void in solder bump on its reliability will be discussed.

  • PDF

Reflow Behavior and Board Level BGA Solder Joint Properties of Epoxy Curable No-clean SAC305 Solder Paste (에폭시 경화형 무세정 SAC305 솔더 페이스트의 리플로우 공정성과 보드레벨 BGA 솔더 접합부 특성)

  • Choi, Han;Lee, So-Jeong;Ko, Yong-Ho;Bang, Jung-Hwan;Kim, Jun-Ki
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.22 no.1
    • /
    • pp.69-74
    • /
    • 2015
  • With difficulties during the cleaning of reflow flux residues due to the decrease of the part size and interconnection pitch in the advanced electronic devices, the need for the no-clean solder paste is increasing. In this study, an epoxy curable solder paste was made with SAC305 solder powder and the curable flux of which the main ingredient is epoxy resin and its reflow solderability, flux residue corrosivity and solder joint mechanical properties was investigated with comparison to the commercial rosin type solder paste. The fillet shape of the cured product around the reflowed solder joint revealed that the curing reaction occurred following the fluxing reaction and solder joint formation. The copper plate solderability test result also revealed that the wettability of the epoxy curable solder paste was comparable to those of the commercial rosin type solder pastes. In the highly accelerated temperature and humidity test, the cured product residue of the curable solder paste showed no corrosion of copper plate. From FT-IR analysis, it was considered to be resulted from the formation of tight bond through epoxy curing reaction. Ball shear, ball pull and die shear tests revealed that the adhesive bonding was formed with the solder surface and the increase of die shear strength of about 15~40% was achieved. It was considered that the epoxy curable solder paste could contribute to the improvement of the package reliability as well as the removal of the flux residue cleaning process.