• Proceedings of the IEEK Conference
• /
• 2004.06a
• /
• pp.111-114
• /
• 2004

Sensor networks are deployed with a limited energy source. Thus, energy efficient design can be challenging. This paper has been studied optimal packet length with energy efficiency for sensor networks. And using Power Management can not improve energy efficiency. Power Management is turning off transceiver when transceiver is idle statue. We show that BCH code for error control can improve energy efficiency better than Convolutional code.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.8 no.4
• /
• pp.342-353
• /
• 1997

This paper presents an analytical evaluation of a hybrid direct-sequence/slow frequencyhopped code division multiple-access (DS/SFH-CDMA) system employing noncoherent M-ary frequency shift keying(MFSK) modulation in a multiple Nakagami fading (m) environment. Multipath interference (MPI) and multi-access interference (MAI) is taken into account and the spectral efficiency is calculated for uncoded as well as channel coding systems. Predetection multipath maximal ratio combining (MRC) diversity in conjunction with interleaved channel coding (Hamming(7,4) code, BCH(15, 7) code and RS (7, 4), (15, 9)) code ) is employed for improving the bit error rate (BER) performance. The BER of noncoherent hybrid system is obtained using a Gaussian interference approximation.

• The KIPS Transactions:PartC
• /
• v.10C no.1
• /
• pp.27-32
• /
• 2003

An efficient soft-decision decoding algorithm for binary block codes it proposed. The proposed soft-decision decoding algorithm is implemented by a series of hard-decision decoding process. By the hard-decision decoding result, the candidate codewords are efficiently searched for A new decoding method, which prevents the missing of the candidate codeword, is proposed. Also, the method fir reducing complexity is developed. This method removes the practical complexity increase caused by the improved algorithm. There facts are confirmed by the simulation results for binary (63, 36) BCH code.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.10 no.7
• /
• pp.1118-1130
• /
• 1999

In this paper, error performance of DS/FH CDMA system has been analyzed in a radio channel which is characterized by near-far problem and multi-path fading. The DS/FH CDMA system adopts Maximum Ratio Combining(MRC) diversity and BCH(Bose-Chau dhuri-Hocquenghem) coding techniques to enhance system performance. Using the derived error probability equation, the error performance of DS/FH CDMA system has been evaluated and shown in figures to discuss as a function of PN code length(N), hopping rate(q), number of diversity branch(M), coding rate($\gamma$) and bit energy per noise power ratio ${E_b/N_o}$. The results show that DS/FH system is more effective to restrain the affection of near-far problem and multi-path fading than DS system. And there is a substantial enhancement in performance by employing an MRC diversity or BCH coding techniques. Consequently, we expected that proposed system structure is reliable to the voice communication system in near-far problem and multi-path fading channel.

• Journal of Broadcast Engineering
• /
• v.14 no.5
• /
• pp.650-653
• /
• 2009

Turbo-coded CDMA system is analyzed and simulated in an indoor wireless infrared channel. The indoor infrared channel is modeled as a non-directed diffuse link. From the simulation results, it is confirmed that the turbo coding is very effective in improving BER (bit error rate) performance, and outperforms BCH code.

• Proceedings of the KIEE Conference
• /
• 2004.07d
• /
• pp.2173-2175
• /
• 2004

This paper addresses a telemetering device which uses RF transceivers and a mobile-phone. Locally collected data arc encoded with a BCH error correcting code and transferred to a receiver through a RF module. The receiver-side RF module decodes the transferred data and then repetes them to a mobile-phone. Lastly, the mobile-phone hands over the data through a wireless phone network to a host computer in the internet.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.28A no.5
• /
• pp.339-346
• /
• 1991

In this paper the performance of communication system in the electrical power line using error correcting codes is analysed. The BCH codes and interleaved code are to be used for correcting burst and random errors in the power line channels. The data rate of 2400 bps and the carrier frequency of 12KHz are assumed. Actual power line noise is recorded and simulated in the BPSK PLC system model.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2002.05a
• /
• pp.635-637
• /
• 2002

본 논문에서는 차세대이동통신에서 고속·고품질 전송을 실현하기 위해, 전송환경에 맞게 최적의 변조 다치 수를 선택하는 적응변조방식에 에러 정정 부호기법을 제안하였다. 고속ㆍ고품질화의 한 방법으로서, 에러 정정 부호를 적응한 시스템을 생각할 수 있는데, 본 논문에서 방식은 변조 파라미터가 변화하는 것에 의해 적응변조방식에 효과적인 BCH 부호 기법 및 RS 부호 기법을 적용한 경우의 전송 품질을 검토하였다.

• The Magazine of the IEIE
• /
• v.11 no.2
• /
• pp.1-11
• /
• 1984

본 지 2월호에서 구술한 선형부호에 이어 이번호에서는 순회부호에 대해 기술하고자 한다. 선형블럭부호중 중요한 부류에 속하는 순회부호(cyclic code)는 그 내용이 대수적 구조를 갖고 있어 부호화 회로는 물론 부호에 필요한 오증(syndrome)계산회로 등 귀환연결이 있는 치환레지스터(shift register)를 사용한 장치화(implementation)가 매우 용이하다는 이점이 있다. 이런 순회부호는 산발오진(random error)뿐 아니라 연집오진(burst error)도 정정할 수 있는 매우 효과적인 부호로서 다중오진정정능력(multiple error correcting capability)을 갖는 BCH부호도 순회부호의 일종이다.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.2
• /
• pp.118-124
• /
• 2008

For forward error correction, DVB-S2, which is the digital video broadcasting forward error coding and modulation standard for satellite television, uses a system based the concatenation of BCH with LDPC inner coding. In DVB-S2 the LDPC codes are defined for 11 different code rates, which means that a DVB-S2 LDPC decoder should support multiple code rates. Seven of the 11 code rates, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, and 9/10, are regular and the rest four code rates, 1/4, 1/3, 2/5, and 1/2, are irregular. In this paper we propose a flexible decoder for the regular LDPC codes. We combined the partially parallel decoding architecture that has the advantages in the chip size, the memory efficiency, and the processing rate with Benes network to implement a DVB-S2 LDPC decoder that can support multiple code rates with a block size of 64,800 and can configure the interconnection between the variable nodes and the check nodes according to the parity-check matrix. The proposed decoder runs correctly at the frequency of 200MHz enabling 193.2Mbps decoding throughput. The area of the proposed decoder is $16.261m^2$ and the power dissipation is 198mW at a power supply voltage of 1.5V.