• Title/Summary/Keyword: Au thin film

Search Result 302, Processing Time 0.034 seconds

Synthesis and Characterization of Layer-Patterned Graphene on Ni/Cu Substrate

  • Jung, Daesung;Song, Wooseok;Lee, Seung Youb;Kim, Yooseok;Cha, Myoung-Jun;Cho, Jumi
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2013.02a
    • /
    • pp.618-618
    • /
    • 2013
  • Graphene is only one atom thick planar sheet of sp2-bonded carbon atoms arranged in a honeycomb crystal lattice, which has flexible and transparent characteristics with extremely high mobility. These noteworthy properties of graphene have given various applicable opportunities as electrode and/or channel for various flexible devices via suitable physical and chemical modifications. In this work, for the development of all-graphene devices, we performed to synthesize alternately patterned structure of mono- and multi-layer graphene by using the patterned Ni film on Cu foil, having much different carbon solid solubilities. Depending on the process temperature, Ni film thickness, introducing occasion of methane and gas ratio of CH4/H2, the thickness and width of the multi-layer graphene were considerably changed, while the formation of monolayer graphene on just Cu foil was not seriously influenced. Based on the alternately patterned structure of mono- and multi-layer graphene as a channel and electrode, respectively, the flexible TFT (thin film transistor) on SiO2/Si substrate was fabricated by simple transfer and O2 plasma etching process, and the I-V characteristics were measured. As comparing the change of resistance for bending radius and the stability for a various number of repeated bending, we could confirm that multi-layer graphene electrode is better than Au/Ti electrode for flexible applications.

  • PDF

Solution-Processed Indium Oxide Transistors

  • Facchetti, Antonio;Kim, Hyun-Sung;Byrne, Paul D.;Marks, Tobin J.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.995-997
    • /
    • 2009
  • $In_2O_3$ thin-film transistors (TFTs) were fabricated on various dielectrics [$SiO_2$ and self-assembled nanodielectrics (SANDs)] by spin-coating a $In_2O_3$ film precursor solution consisting of methoxyethanol (solvent), ethanolamine (EAA, base), and $InCl_3$ as the $In^{3+}$ source. Importantly, an optimized film microstructure characterized by the high-mobility $In_2O_3$ 004 phase, is obtained only within a well-defined base: $In^{3+}$ molar ratio. The greatest electron mobilities of ~ 44 $cm^2$, for EAA:$In^{3+}$ molar ratio = 10, $V^{-1}s^{-1}$, is measured for $n^+$-Si/SAND/$In_2O_3$/Au devices. This result combined with the high $I_{on}:I_{off}$ ratios of ~ $10^6$ and very low operating voltages (< 5 V) is encouraging for high-speed applications.

  • PDF

Development of an SH-SAW Sensor for Protein Measurement (단백질 측정용 SH-SAW 센서 개발)

  • 권용준;김재호;고광락;노용래
    • The Journal of the Acoustical Society of Korea
    • /
    • v.23 no.1
    • /
    • pp.1-7
    • /
    • 2004
  • We developed SH-SAW sensors to detect protein molecules in liquid solutions applying a particular antibody thin film on the delay line of transverse SAW devices. The antibody investigated was human-immune-globulin G (HigG) to hold the antigens (anti-HigG) in the protein solution. We fabricated the sensor generating 100 MHz with the piezoelectric single crystal LiTaO₃. We measured the frequency change of the sensor by adding the anti-body concentration on SAM (self assembled monolayer) deposited on the Au layer. The sensor showed stable response to the mass loading effects of the anti-HigG molecules with the sensitivity up to 10.8 ng/ml/Hz at noise level 400 Hz below.

펜타센의 박막두께 변화와 전극의 종류에 따른 펜타센 유기박막 트랜지스터의 특성 변화

  • Kim, Tae-Uk;Min, Seon-Min;No, Yong-Han
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2011.02a
    • /
    • pp.112-112
    • /
    • 2011
  • 유기박막 트랜지스터(Organic Thin Film Transistor: OTFT)는 낮은 공정비용과 기존의 고체 실리콘 트랜지스터로서 실혐 할 수 없는 플렉시블 디스플레이, 스마트카드, 태양전지 등의 매우 넓은 활용범위로 각광받고 있는 연구 분야 중 하나이다. 본 연구에서는 열 증발 증착장비(Thermal Evaporator)를 이용하여 펜타센을 활성층으로 사용한 유기박막 트랜지스터를 제작하였다. Heavily doped된 N형 실리콘 기판을 메탄올, 에탄올, 불산 처리를 하여 세척을 한 후 PECVD를 이용하여 SiO2를 200 nm 증착하였다. 그 후 열 증발 증착 장비를 사용하여 펜타센을 활성층으로 사용하였고, 분말 형태의 펜타센의 질량을 15~60 mg으로 조절하여 활성층의 두께를 조절하였다. 펜타센 증착 후 100도에서 열처리를 하고, 그 후 Shadow Mask를 이용하여 전극을 150nm 증착하였다. 이때 전극은 Au, Al, Ni 세가지 종류를 사용하였다. 펜타센의 질량을 조절하여 증착한 활성층의 두께는 60 mg일 때 약 60 nm, 45 mg일 때 약 45 nm로 1:1의 비율로 올라가는 것을 확인 할 수 있었고, 펜타센의 두께가 30 nm일 때 특성이 가장 잘 나오는 것을 볼 수 있었다. 펜타센의 두께가 두꺼울수록 게이트에서 인가되는 전압의 필드가 제대로 걸리지 않아 특성이 나쁘게 나온 것으로 보인다. 또한 활성층을 30 nm로 고정하고 전극의 종류를 바꿔가며 전기적 특성(캐리어 이동도, 문턱전압, 전달특성 등)을 측정 했을 때 전극으로 Al보다는 Au와 Ni를 사용했을 때 전기적 특성이 더 우수하게 나오는 것을 볼 수 있었다. 메탈과 펜타센과의 일함수 차이에 따른 결과로 보여진다.

  • PDF

Tandem Structured Hot Electron-based Photovoltaic Cell with Double Schottky Barriers

  • Lee, Young Keun;Lee, Hyosun;Park, Jeong Young
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2013.08a
    • /
    • pp.310.1-310.1
    • /
    • 2013
  • We show the novel hot electron based-solar energy conversion using tandem structured Schottky diode with double Schottky barriers. In this report, we show the effect of the double Schottky barriers on solar cell performance by enhancing both of internal photoemission and band-to-band excitation. The tandem structured Au/Si diode capped with TiO2 layer as second semiconductor exhibited improved ability for light harvesting. The proposed mechanisms consist of multiple reflections of hot electrons and additional pathway of solar energy conversion due to presence of multiple interfaces between thin gold film and semiconductors. Short-circuit photocurrent measured on the tandem structured Au/Si diodes under illumination of AM1.5 increased by approximately 70% from 3.1% to 5.3% and overall incident photon to electron conversion efficiency (IPCE) was enhanced in visible light, revealing that the concept of the double Schottky barriers have significant potential as novel strategy for light harvesting.

  • PDF

Operating characteristics of Floating Gate Organic Memory (플로팅 게이트형 유기메모리 동작특성)

  • Lee, Boong-Joo
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.15 no.8
    • /
    • pp.5213-5218
    • /
    • 2014
  • Organic memory devices were made using the plasma polymerization method. The memory device consisted of ppMMA(plasma polymerization MMA) thin films as the tunneling and insulating layer, and a Au thin film as the memory layer, which was deposited by thermal evaporation. The organic memory operation theory was developed according to the charging and discharging characteristics of floating gate type memory, which would be measured by the hysteresis voltage and memory voltage with the gate voltage values. The I-V characteristics of the fabricated memory device showed a hysteresis voltage of 26 [V] at 60 ~ -60 [V] double sweep measuring conditions. The programming voltage was applied to the gate electrode in accordance with the result of this theory. A programming voltage of 60[V] equated to a memory voltage of 13[V], and 80[V] equated to a memory voltage of 18[V]. The memory voltage of approximately 40 [%]increased with increasing programming voltage. The charge memory layer charging or discharging according to the theory of the memory was verified experimentally.

Formation Mechanisms of Sn Oxide Films on Probe Pins Contacted with Pb-Free Solder Bumps (무연솔더 범프 접촉 탐침 핀의 Sn 산화막 형성 기제)

  • Bae, Kyoo-Sik
    • Korean Journal of Materials Research
    • /
    • v.22 no.10
    • /
    • pp.545-551
    • /
    • 2012
  • In semiconductor manufacturing, the circuit integrity of packaged BGA devices is tested by measuring electrical resistance using test sockets. Test sockets have been reported to often fail earlier than the expected life-time due to high contact resistance. This has been attributed to the formation of Sn oxide films on the Au coating layer of the probe pins loaded on the socket. Similar to contact failure, and known as "fretting", this process widely occurs between two conductive surfaces due to the continual rupture and accumulation of oxide films. However, the failure mechanism at the probe pin differs from fretting. In this study, the microstructural processes and formation mechanisms of Sn oxide films developed on the probe pin surface were investigated. Failure analysis was conducted mainly by FIB-FESEM observations, along with EDX, AES, and XRD analyses. Soft and fresh Sn was found to be transferred repeatedly from the solder bump to the Au surface of the probe pins; it was then instantly oxidized to SnO. The $SnO_2$ phase is a more stable natural oxide, but SnO has been proved to grow on Sn thin film at low temperature (< $150^{\circ}C$). Further oxidation to $SnO_2$ is thought to be limited to 30%. The SnO film grew layer by layer up to 571 nm after testing of 50,500 cycles (1 nm/100 cycle). This resulted in the increase of contact resistance and thus of signal delay between the probe pin and the solder bump.

Design and Fabrication of Flexible OTFTs by using Nanocantact Printing Process (미세접촉프린팅 공정을 이용한 유연성 유기박막소자(OTFT)설계 및 제작)

  • Jo Jeong-Dai;Kim Kwang-Young;Lee Eung-Sug;Choi Byung-Oh;Esashi Masayoshi
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2005.10a
    • /
    • pp.506-508
    • /
    • 2005
  • In general, organic TFTs are comprised of four components: gate electrode, gate dielectric, organic active semiconductor layer, and source and drain contacts. The TFT current, in turn, is typically determined by channel length and width, carrier field effect mobility, gate dielectric thickness and permittivity, contact resistance, and biasing conditions. More recently, a number of techniques and processes have been introduced to the fabrication of OTFT circuits and displays that aim specifically at reduced fabrication cost. These include microcontact printing for the patterning of metals and dielectrics, the use of photochemically patterned insulating and conducting films, and inkjet printing for the selective deposition of contacts and interconnect pattern. In the fabrication of organic TFTs, microcontact printing has been used to pattern gate electrodes, gate dielectrics, and source and drain contacts with sufficient yield to allow the fabrication of transistors. We were fabricated a pentacene OTFTs on flexible PEN film. Au/Cr was used for the gate electrode, parylene-c was deposited as the gate dielectric, and Au/Cr was chosen for the source and drain contacts; were all deposited by ion-beam sputtering and patterned by microcontact printing and lift-off process. Prior to the deposition of the organic active layer, the gate dielectric surface was treated with octadecyltrichlorosilane(OTS) from the vapor phase. To complete the device, pentacene was deposited by thermal evaporation and patterned using a parylene-c layer. The device was shown that the carrier field effect mobility, the threshold voltage, the subthreshold slope, and the on/off current ratio were improved.

  • PDF

IGZO 박막트렌지스터의 열처리 조건에 따른 Ti/Au 전극 연구

  • Lee, Min-Jeong;Choe, Ji-Hyeok;Gang, Ji-Yeon;Myeong, Jae-Min
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2010.05a
    • /
    • pp.54.1-54.1
    • /
    • 2010
  • 산화물 기반의 TFT는 유리, 금속, 플라스틱 등 기판 종류에 상관없이 균일한 제작이 가능하며, 상온 및 저온에서 대면적으로 제작이 가능하고, 저렴한 비용으로 제작 가능하다는 장점 때문에 최근 많은 연구가 이루어지고 있다. 현재 TFT 물질로 많이 연구되고 있는 산화물은 ZnO (3.4 eV)나 InOx (3.6 eV), GaOx (4.9 eV), SnOx(3.7 eV)등의 물질과 각각의 조합으로 구성된 재료들이 주로 사용되고 있으며, 가장 많은 연구가 이루어진 ZnO 기반의 TFT는 mobility와 switching 속도에서 우수한 특성을 보이나, 트렌지스터의 안정성이 떨어지는 것으로 보고 되고 있다. 그러나 IGZO 물질의 경우 결정학적으로 비정질이며 상온 및 저온에서 대면적으로 제작이 가능하고, 높은 전자 이동도의 특성을 가지고 있는 장점 때문에 최근 차세대 산화물 트렌지스터로 각광받고 있다. IGZO TFT 소자의 경우 Ag, Au, In, Pt, Ti, ITO 등 다양한 전극 물질이 사용되고 있는데, 이들 중 active channel과 ohmic contact을 이루는 Al, Ti, Ag의 적용을 통해 향상된 성능을 얻을 수 있다. 하지만 이들 전극 재료는 TFT 소자 제작시 필수적인 열처리 공정에 노출되면서 active channel 과 전극 사이 계면에 문제점을 야기할 수 있다. 특히, Ti의 경우 산화가 잘되기 때문에 전극계면에 TiO2를 형성하여 contact resistance의 큰 영향을 미치는 것으로 보고 되고 있다. 본 연구에서는 ohmic 전극재료인 Ti 또는 Ti/Au를 적용하여 TFT 소자 제작 및 특성에 대한 평가를 진행했으며, 열처리에 따른 전극과 IGZO 계면 사이의 미세구조와 전기적인 특성간의 상관관계를 연구하였다. 이를 통해, 소자 제작 공정을 최적화하고 신뢰성 있는 소자 특성을 얻을 수 있었다.

  • PDF

LTCC기판상에 성장시킨 PZT박막의 열처리 특성연구

  • Lee, Gyeong-Cheon;Hwang, Hyeon-Seok;U, Hyeong-Gwan;Lee, Tae-Yong;Heo, Won-Yeong;Sim, Deung;Song, Jun-Tae
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.11a
    • /
    • pp.117-117
    • /
    • 2009
  • Recently, low temperature co-fired ceramic (LTCC) technology has gained a remarkable application potential in sensors, actuators and microsystems fields. In this study, we investigated the effects of annealing treatment on the electrical properties of $Pb(ZrTi)O_3$ (PZT) thin films deposited on LTCC substrate. The LTCC substrates with thickness of 400 ${\mu}m$ were fabricated by laminating 12 green tapes which consist of alumina and glass particle in an organic binder. The PZT thin films were deposited on Au/LTCC substrates by RF magnetron sputtering method. Then, the change of the crystallization of the films was investigated under various annealing temperatures. The results showed that the crystallization of the films were enhanced as increasing annealing temperatures. The film, annealed at $700^{\circ}C$, 3min, was well crystallized in the ferovskite structure. The structural variation of the films were analyzed by using X-Ray diffraction (XRD) and field emmision scanning electron microscopy (FESEM).

  • PDF