• Title/Summary/Keyword: Asynchronous Transfer

Search Result 209, Processing Time 0.02 seconds

Architecture of Differentiated Services over MPOA Network (MPOA 망에서의 차등화 서비스 구조)

  • 강남희;김영한;박창민;이종협;이형호
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.26 no.6A
    • /
    • pp.1041-1050
    • /
    • 2001
  • 본 논문에서는 MPOA(multi-protocol over ATM) 망에서 인터넷 차등화 서비스를 지원하기 위한 구조를 설계하고 이를 분석하였다. ATM(asynchronous transfer mode) 기반 서비스로는 UBR(unspecified bit rate)을 확장한 방안을 적용하였고 이에 따라 변화되어야 할 MPC(MPOA client)와 MPS(MPOA server)의 전달 및 제어 구조와 신호 제어 절차를 설계하였다. 또한 시뮬레이션을 통해 제안된 구조의 ATM 스위치에서 차등화서비스의 지원 가능성을 고찰하고, 트래픽 특성에 따른 차등적 처리 성능을 검증하였다.

  • PDF

Implementation Of Moving Picture Transfer System Using Bluetooth DK (Bluetooth DK를 이용한 동영상 전송 시스템 구현)

  • 조경연;이승은;최종찬
    • Proceedings of the KAIS Fall Conference
    • /
    • 2001.05a
    • /
    • pp.169-172
    • /
    • 2001
  • 본 논문은 ATMEL Bluetooth Development Kit (DK)를 이용하여 음성과 데이터를 전송하는 시스템을 구현하는 것으로, Bluetooth 디바이스간 연결을 위한 과정을 분석하였다. 또한, Synchronous Connection-Oriented (SCO) 링크와 Asynchronous Connectionless (ACL) 링크를 형성하여 음성과 데이터를 송수신하는 어플리케이션을 구현하였다. 향후 가정, 사무실, 공장 등에서 근거리 무선 통신 기술로 자리잡아갈 Bluetooth 기술을 적용한 어플리케이션 개발은 필수적이다. 본 논문에서는 Bluetooth 호스트 컨트롤러 인터페이스(HCI)를 이용한 어플리케이션 개발 과정을 제시하였다.

Performance Analysis of Shared-Memory ATM switches in Self-Similar Traffic Environment (Self-Similar 트래픽 환경에서 공유 메모리를 갖는 ATM 스위치의 성능분석)

  • 김기완;김두용
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2003.04d
    • /
    • pp.235-237
    • /
    • 2003
  • 멀티미디어 데이터 전송이 가능한 초고속 통신망의 발달로 음성을 위주로 서비스하던 과거와는 다른 self-similar 특성을 갖는 데이터 트래픽이 발생된다는 것이 알려지고 있다. 이러한 트래픽은 전통적인 네트워크 해석 방법인 포와송 트래픽 모델과는 상당히 차이가 난다는 것이 여러 트래픽의 측정 결과 나타나고 있다. 본 논문에서는 공유 메모리를 갖는 CS(Complete Sharing), DT(Dynamic Threshold), PO(Push-Out) 그리고, SMXQ(Sharing with Maximum Queue)와 같은 다양한 ATM(Asynchronous Transfer Mode) 스위치의 버퍼 관리 기법을 이용하여 입력포트에 self-similar 성질을 갖는 트래픽이 들어올 때 출력포트에서의 self-similarity와 셀 손실률 그리고, 이용률 등을 분석한다.

  • PDF

Design and Implementation of ARM based Network SoC Processer (ARM 기반의 네트워크용 SoC(System-on-a-chip) 프로세서의 설계 및 구현)

  • 박경철;나종화
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2003.04d
    • /
    • pp.286-288
    • /
    • 2003
  • 본 논문에서는 서로 다른 네트워크간의 다양한 프로토콜과 이종의 트래픽을 동시에 처리할 수 있는 네트워크용 SoC (System-on-a-Chip) 프로세서를 구현하였다. 제작된 네트워크 SoC 프로세서는 ARM 프로세서 코어와 ATM(Asynchronous Transfer Mode) 블록, 10/100 Mbps 이더넷 볼록, 스케쥴러, UART 등을 이용하였고 각 블록은 AM8A (Advanced Microcontroller Bus Architecture) 버스로 연결하였다. SoC 프로세서는 CADENCE사의 VerilogHDL을 이용하여 설계하였고 0.35$\mu\textrm{m}$ 셀 라이브러리를 이용하여 검증하였다. 구현된 칩은 총 게이트수가 312,000개이며 칠의 최대 동작 주파수는 50MHz 이다.

  • PDF

A Novel Globally Asynchronous, Locally Dynamic System Bus Architecture Based on Multitasking Bus (다중처리가 가능한 새로운 Globally Asynchronous, Locally Dynamic System 버스 구조)

  • Choi, Chang-Won;Shin, Hyeon-Chul;Wee, Jae-Kyung
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.5
    • /
    • pp.71-81
    • /
    • 2008
  • In this paper, we propose a novel Globally Asynchronous, Locally Dynamic System(GALDS) bus and demonstrate its performance. The proposed GALDS bus is the bidirectional multitasking bus with the segmented bus architecture supporting the concurrent operation of multi-masters and multi-slaves. By analyzing system tasks, the bus architecture chooses the optimal frequency for each If among multiples of bus frequency and thus we can reduce the overall power consumption. For efficient data communications between IPs operating in different frequencies, we designed an asynchronous and bidirectional FIFO based on an asynchronous wrapper with hand-shaking interface. In addition, since systems can be easily expandable by inserting bus segments, the proposed architecture has advantages in IP reusability and structural flexibility As a test example, a four-segment bus haying four masters and four slaves were designed by using Verilog HDL. We demonstrate multitasking operations with read/write data transfers by simulation when the ratios of operation frequency are 1:1, 1:2, 1:4 and 1:8. The data transfer mode is a 16 burst increment mode compatible with Advanced Microcontroller Bus Architecture(AMBA). The maximum operation latency of the proposed GALDS bus is 22 clock cycles for the bus write operation, and 44 clock cycles for read.

Asynchronous and Adaptive Massage Passing Scheme for Wireless Sensor Networks (무선 센서 네트워크를 위한 비동기 적응형 메시지 전달 기법)

  • Jeong, Jong-Kyun;Ra, In-Ho
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.23 no.3
    • /
    • pp.196-201
    • /
    • 2013
  • In this paper, we propose an asynchronous and adaptive message passing scheme based on S-MAC for handling with the problem on energy efficiency in wireless sensor networks. The proposed scheme consists of a policy that differentiate transmission errors caused by packet collision or radio interference from congestion errors caused by buffer overflow and a method that adaptively controls the size of a fragment according to the variance of traffic loads. Especially, it presents a method that highly reduce the energy consumption by keeping the size of fragment not being excessively smaller than the one that may result in rapid increment of the total transfer time. Finally, with the simulation results we show that network throughput and delay are improved by using the proposed message passing scheme.

Multicast Routing Algorithm for Multimedia Transmission in an ATM Network (ATM망에서의 멀티미디어 전송을 위한 다중점 경로설정 알고리즘)

  • 김경석;이상선;오창환;김순자
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.21 no.1
    • /
    • pp.91-102
    • /
    • 1996
  • The multicast routing algorithm is necessary to transmit multimedia traffic efficiently in ATM (asynchronous transfer mode) networks. In this paper, we propose the multicast routing algorithm which is based on VP/VC characteristic. The proposed algorithm is based on VP tree concept and using cost function which is based on VP/VC switching. The cost funication is composed of link cost, delay and weighting factor on delay and the weighting factor is calculated by delay sensitivity of the traffic. The proposed algorithm can choose delay bounded path which satisfies delay constraint, moreover it can choose optimal path among VPs which has the same link cost and satisfying delay constraint. With controlling weighting factor, proposed algorithm can set-up efficient path. When the weighting factor sets to be between 0.8 and 1, experimental results show that the perforance of proposed scheme is approximated to that of cost optimal algorithm and strongly delay optimized algorithm.

  • PDF

Improved for Error Control Scheme in Wireless ATM (무선 ATM에서의 오류 제어 개선 방안)

  • Lee, Chang-Bum;Kim, Young-Woong;Soh, Surng-Ryurl;Kim, Yung-Kwon
    • Journal of IKEEE
    • /
    • v.4 no.2 s.7
    • /
    • pp.274-280
    • /
    • 2000
  • The fact that error probability is higher in wireless communication environment than the one in a fixed network makes it inappropriate to apply the same DLC (Data Link Control) protocol used in a wireline network to a wireless network. And since the existing DLC protocol for wireless network was optimized for low-rate data service, it is not suitable for a wireless network environment which should support high-speed and multimedia traffic. Therefore it is desperate to have a new DLC protocol for todays wireless mobile communication environment. In this paper, we propose an error control scheme in WATM (Wireless Asynchronous Transfer Mode) environment. which supportsmultiple traffic attributes, high-speed, multimedia data service. In this paper we modified the existing ASR ARQ (Adaptive Selective Repeat Automatic Repeat Request) protocol where cells exceeding maximum allowable delay range are discarded. And adding FEC (Forward Error Correction) for delay-sensitive traffic resulted in smaller increase of transmission delay.

  • PDF

Implementation of Next Generation DSL Networks (차세대 DSL망의 구현 방안)

  • Park Seung-Chul
    • Journal of KIISE:Information Networking
    • /
    • v.32 no.2
    • /
    • pp.236-243
    • /
    • 2005
  • Most of the existing legacy DSL networks, about 80 million lines world-widely, adopted ‘ATM(Asynchronous Transfer Mode) over DSL’protocol architecture for the effective interworking with the ATM-based regional backbone networks and for the effective support of native ATM-based multimedia application services. Recently, however, the regional backbone networks are moving towards Metro Ethernet networks, instead of the ATM networks, and most of the current multimedia applications are If-based, not native ATM-based. These environmental changes push the architecture of DSL networks to be accordingly changed, and the‘Ethernet over DSL’protocol architecture, instead of existing‘ATM over DSL’, is tried to be applied to the implementation of next generation DSL networks such as VDSL(Very high-rate DSL) . In this paper, we propose two different implementation models for next generation DSL networks in Metro Ethernet backbone environments, respectively EA(Ethernet-to-ATM) implementation model and RE(Ethernet-to-Ethernet) implementation model. And, a comparative analysis focused on the performance and the backward compatability with the legacy DSL networks will be presented.

Performance analysis of cache strategy for signaling traffic management in wireless ATM network (무선 ATM망에서 신호 트래픽 관리를 위한 기억공간 적재기법의 성능분석)

  • 최기무;조동호
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.7
    • /
    • pp.1639-1649
    • /
    • 1998
  • For mobile multimedia services, wireless ATM(Asynchronous transfer Mode) network is studied actively. In wireless ATM network, the existing signaling protocols generate heavy traffics for HLR due to the centralized structure that all signaling loads mush be handled in HLR(Home Location Register). Also, centralized structure causes critical connection setup delays. Thus, it is important that wireless ATM reduces the connection setup delays occurred due to high traffic loads of signaling based on distributed processing. In this thesis, we propose a cache strategy for call delivery as well as the cache updates of registration based on ATM multicasting and compares the cost of cache scheme with that of conventional scheme. Our study shows that cache scheme has better performance than the conventional methods in the case that the portable mobility is low and traffic density is large.

  • PDF