• Title/Summary/Keyword: Architecture Modeling Language

Search Result 124, Processing Time 0.029 seconds

Scenario-Based Implementation Synthesis for Real-Time Object-Oriented Models (실시간 객체 지향 모델을 위한 시나리오 기반 구현 합성)

  • Kim, Sae-Hwa;Park, Ji-Yong;Hong, Seong-Soo
    • The KIPS Transactions:PartD
    • /
    • v.12D no.7 s.103
    • /
    • pp.1049-1064
    • /
    • 2005
  • The demands of increasingly complicated software have led to the proliferation of object-oriented design methodologies in embedded systems. To execute a system designed with objects in target hardware, a task set should be derived from the objects, representing how many tasks reside in the system and which task processes which event arriving at an object. The derived task set greatly influences the responsiveness of the system. Nevertheless, it is very difficult to derive an optimal task set due to the discrepancy between objects and tasks. Therefore, the common method currently used by developers is to repetitively try various task sets. This paper proposes Scenario-based Implementation Synthesis Architecture (SISA) to solve this problem. SISA encompasses a method for deriving a task set from a system designed with objects as well as its supporting development tools and run-time system architecture. A system designed with SISA not only consists of the smallest possible number of tasks, but also guarantees that the response time for each event in the system is minimized. We have fully implemented SISA by extending the ResoRT development tool and applied it to an existing industrial PBX system. The experimental results show that maximum response times were reduced $30.3\%$ on average compared to when the task set was derived by the best known existing methods.

An Efficiency Analysis of Management System for Academy Affairs Process Based on MDA (MDA기반 학사관리 프로세스 유효성 분석)

  • Yoon, Jung-Mo;Kim, Chi-Ho
    • The KIPS Transactions:PartD
    • /
    • v.15D no.2
    • /
    • pp.187-196
    • /
    • 2008
  • The system development approach method of the new paradigm, as being standardizing MDA(Model Driven Architecture) in OMG(Object Management Group), the core technique of MDA definite technique structure for system materialization focusing on Model, is to build the design and the statement for system in PIM(Platform Independent Model), Materialization technique, and to build PSM(Platform Specific Model) adapt to materialization environment, and then to be the technique transforming into language Platform suitable to materialization environment. It includes MOF(Meta-Object Facility), UML, XMI(XML Metadata Interchange), CWM(Common Warehouse Metamodel), the core of MDA. Though these operations MDA support automatic tools product the practicable system after carrying out transform operation with the above information. In this thesis, it will be approached how to design and materialize the Bachelor management system based on MDA and the importance of modeling should be emphasized by applying to the approach method based on MDA. It should be suggested how to develop software efficiently, written it out in PIM, and suggested the process transforming PSM into EJB by J2EE Platform. The system is designed and implemented using automatic tool, edit machine(Together Architect 2006 for Eclipse, Edit plus2) supporting MDA and Database Modeling tool(ER/WIN 4.1). In conclusion, it should be suggested the efficiency analysis result for development process of traditional and based on MDA.

Design and FPGA Implementation of a High-Speed RSA Algorithm for Digital Signature (디지털 서명을 위한 고속 RSA 암호 시스템의 설계 및 FPGA 구현)

  • 강민섭;김동욱
    • The KIPS Transactions:PartC
    • /
    • v.8C no.1
    • /
    • pp.32-40
    • /
    • 2001
  • In this paper, we propose a high-speed modular multiplication algorithm which revises conventional Montgomery's algorithm. A hardware architecture is also presented to implement 1024-bit RSA cryptosystem for digital signature based on the proposed algorithm. Each iteration in our approach requires only one addition operation for two n-bit integers, while that in Montgomery's requires two addition operations for three n-bit integers. The system which is modelled in VHDL(VHSIC Hardware Description Language) is simulated in functionally through the use of $Synopsys^{TM}$ tools on a Axil-320 workstation, where Altera 10K libraries are used for logic synthesis. For FPGA implementation, timing simulation is also performed through the use of Altera MAX + PLUS II. Experimental results show that the proposed RSA cryptosystem has distinctive features that not only computation speed is faster but also hardware area is drastically reduced compared to conventional approach.

  • PDF

Multi-Agent based Operation System Modeling for Automated Container Terminals (자동화 컨테이너 터미널을 위한 멀티에이전트 기반의 운영시스템 모델링)

  • Kang K W.;Yu S. Y.;Mo S. J.;Yim J. H.
    • Journal of Navigation and Port Research
    • /
    • v.29 no.6 s.102
    • /
    • pp.567-572
    • /
    • 2005
  • Trade between nations has been globalized since establishing the WTO(World Trade Organization). By lowering trading barriers under the WTO's system, trade in goods has been gradually increased It requires global logistic system that transports goods in between nations. To save cost of product, cargo of product is containerized and container ships to carry container cargo is going to be bigger: In the market, there are many vendors to provide artificial intelligent modules to operate container terminal. In order to integrate automated container terminal system easily and successfully, this thesis proposes high-level XML/ JMS( eXtensive Markup Language/Java Message Service) communication model and multi-agent based system architecture to share knowledges, solve problems, and active objectives by cooperating between autonomous and intelligent agents that are developed by 3rd party companies in the market. This thesis analyzed current situation of advanced automated container terminal with case studies on implemented systems and difficulties to develop automated container terminal system, reviewed technologies of intelligent agent, communication and automation that unmaned automated container terminal is required.

Data Interworking Model Between DLMS and LwM2M Protocol (DLMS와 LwM2M 프로토콜 간 데이터 연동 모델 연구)

  • Myoung, Nogil;Park, Myunghye;Kim, Younghyun;Kang, Donghoon;Eun, Changsoo
    • KEPCO Journal on Electric Power and Energy
    • /
    • v.6 no.1
    • /
    • pp.29-33
    • /
    • 2020
  • Despite the same system architecture and operation principle, Advanced Metering Infrastructure (AMI) and Internet of Things (IoT) are recognized as a heterogeneous system. This is due to the different object modeling and communication protocols used in smart meters and sensors. However, data interworking between AMI and IoT is expected to be inevitable in the future. In this paper, we propose Device Language Message Specification (DLMS) to Lightweight Machine to Machine (LwM2M) conversion model. The proposed interworking model can reduce the packet size by 46.5% compared to that of the encapsulation method.

Integrating OpenSees with other software - with application to coupling problems in civil engineering

  • Gu, Quan;Ozcelik, Ozgur
    • Structural Engineering and Mechanics
    • /
    • v.40 no.1
    • /
    • pp.85-103
    • /
    • 2011
  • Integration of finite element analysis (FEA) software into various software platforms is commonly used in coupling systems such as systems involving structural control, fluid-structure, wind-structure, soil-structure interactions and substructure method in which FEA is used for simulating the structural responses. Integrating an FEA program into various other software platforms in an efficient and simple way is crucial for the development and performance of the entire coupling system. The lack of simplicity of the existing integration methods makes this integration difficult and therefore entails the motivation of this study. In this paper, a novel practical technique, namely CS technique, is presented for integrating a general FEA software framework OpenSees into other software platforms, e.g., Matlab-$Simulink^{(R)}$ and a soil-structure interaction (SSI) system. The advantage of this integration technique is that it is efficient and relatively easy to implement. Instead of OpenSees, a cheap client handling TCL is integrated into the other software. The integration is achieved by extending the concept of internet based client-server concept, taking advantage of the parameterization framework of OpenSees, and using a command-driven scripting language called tool command language (TCL) on which the OpenSees' interface is based. There is no need for any programming inside OpenSees. The presented CS technique proves as an excellent solution for the coupling problems mentioned above (for both linear and nonlinear problems). Application examples are provided to validate the integration method and illustrate the various uses of the method in the civil engineering.

A Study on Architecture of Test Program based UML (UML 기반 점검 프로그램 설계 방법에 관한 연구)

  • Kim, ByoungYong;Jang, JungSu;Ban, ChangBong;Lee, HyoJong;Yang, SeungYul
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.49 no.10
    • /
    • pp.217-230
    • /
    • 2012
  • This paper propose interacting test programming methods between test equipment and hardware unit to verify function and performance of the hardware unit under test. Proposed test program can minimizes the risk of failures when the unit is mounted on the aircraft by testing and verifying the unit under the worst stress condition. Also, Object oriented design using UML make it easy to apply in other equipments. Test program consists of architecture package and hardware package. Architecture package is in a role for system management, log analysis, message receiving and message analysis. Messages that are used by system management define messages for testing and defined messages is sent and received to test equipment through Ethernet. Hardware package is in a role for hardware management that is needed to be tested and is related to a system. Hardware to be tested is divided into internal test and transmission test. Internal test inspects hardware itself and reports the test results to the test equipment. Transmission test inspects communication device by sending or receiving data. All kinds of test is done in the worst condition of the test unit executing in parallel. Each device is tested at least 482 times and at most 15,003 times about one hour. Test program is utilized in hardware reliability test like as environmental test or EMI test.

Development of a System for Visualization of the Plant 3D Design Data Based on ISO 15926 (ISO 15926 기반 플랜트 3D 설계 데이터 가시화를 위한 시스템 개발)

  • Jeon, Youngjun;Kim, Byung Chul;Mun, Duhwan
    • Korean Journal of Computational Design and Engineering
    • /
    • v.20 no.2
    • /
    • pp.145-158
    • /
    • 2015
  • ISO 15926 is an international standard for the sharing and integration of plant lifecycle information. Plant design data consist of logical configuration, equipment specifications, 2D piping and instrument diagrams (P&IDs), and 3D plant models (shape data). Although 3D computer-aided design (CAD) data is very important data across the plant lifecycle, few studies on the exchange of 3D CAD data using ISO 15926 have been conducted so far. For this, we analyze information requirements regarding plant 3D design in the process industry. Based on the analysis, ISO 15926 templates are defined for the representation of constructive solid geometry (CSG) - based 3D design data. Since system environments for 3D CAD modeling and Semantic Web technologies are different from each other, we present system architecture for processing and visualizing plant 3D design data in the Web Ontology Language (OWL) format. Through the visualization test of ISO 15926-based 3D design data for equipment with a prototype system, feasibility of the proposed method is verified.

Context Management of Conversational Agent using Two-Stage Bayesian Network (2단계 베이지안 네트워크를 이용한 대화형 에이전트의 문맥 관리)

  • 홍진혁;조성배
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.10 no.1
    • /
    • pp.89-98
    • /
    • 2004
  • Conversational agent is a system that provides users with proper information and maintains the context of dialogue on the natural language. Analyzing and modeling process of user's query is essential to make it more realistic, for which Bayesian network is a promising technique. When experts design the network for a domain, the network is usually very complicated and is hard to be understood. The separation of variables in the domain reduces the size of networks and makes it easy to design the conversational agent. Composing Bayesian network as two stages, we aim to design conversational agent easily and analyze user's query in detail. Also, previous information of dialogue makes it possible to maintain the context of conversation. Actually implementing it for a guide of web pages, we can confirm the usefulness of the proposed architecture for conversational agent.

Design and implementation of the SliM image processor chip (SliM 이미지 프로세서 칩 설계 및 구현)

  • 옹수환;선우명훈
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.10
    • /
    • pp.186-194
    • /
    • 1996
  • The SliM (sliding memory plane) array processor has been proposed to alleviate disadvantages of existing mesh-connected SIMD(single instruction stream- multiple data streams) array processors, such as the inter-PE(processing element) communication overhead, the data I/O overhead and complicated interconnections. This paper presents the deisgn and implementation of SliM image processor ASIC (application specific integrated circuit) chip consisting of mesh connected 5 X 5 PE. The PE architecture implemented here is quite different from the originally proposed PE. We have performed the front-end design, such as VHDL (VHSIC hardware description language)modeling, logic synthesis and simulation, and have doen the back-end design procedure. The SliM ASIC chip used the VTI 0.8$\mu$m standard cell library (v8r4.4) has 55,255 gates and twenty-five 128 X 9 bit SRAM modules. The chip has the 326.71 X 313.24mil$^{2}$ die size and is packed using the 144 pin MQFP. The chip operates perfectly at 25 MHz and gives 625 MIPS. For performance evaluation, we developed parallel algorithms and the performance results showed improvement compared with existing image processors.

  • PDF