• Title/Summary/Keyword: Amplifiers

Search Result 731, Processing Time 0.029 seconds

Analysis of Adjacent-Channel Leakage-Ratio of Wide-Band Power Amplifiers through Multi-Tone Signals with Statistical Similarity (다중 톤 신호의 통계적 특성 확보를 통한 광대역 신호 증폭기의 인접 채널 간섭 분석)

  • Park, Young-Cheol
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.22 no.12
    • /
    • pp.1172-1175
    • /
    • 2011
  • In this paper, a design method of multi-tone signals for the measurement of adjacent-channel power-ratios on power amplifiers is suggested. Because most tests for power amplifiers in production are performed with single-tone signals, its testing accuracy is not guaranteed as the signal complexity increases. Therefore, the application of multi-tone signals to the testing is suggested by optimized complex coefficients of each tones for the best statistical similarity to the original modulated signal. From the verification, a 802.11a signal was replaced with a multi-tone signal of N=10, with the complex coefficients generated by the suggested method. The resulting measurements on the ACLR of 2.4 GHz power amplifier showed successful accuracy of less than 1 dB discrepancy.

Ka-band Power Amplifiers for Short-range Wireless Communication in $0.18-{\mu}m$ CMOS Process ($0.18-{\mu}m$ CMOS공정을 이용한 Ka 대역 근거리 무선통신용 전력증폭기 설계)

  • He, Sang-Moo;Lee, Jong-Wook
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.4
    • /
    • pp.131-136
    • /
    • 2008
  • Two Ka-band 3-stage power amplifiers were designed and fabricated using $0.18-{\mu}m$ CMOS technology. For low loss matching networks for the amplifiers, two substrate-shielded transmission line structures, having good modeling accuracy up to 40 GHz were used. The measured insertion loss of substrate-shielded microstrip-line (MSL) was 0.5 dB/mm at 27 GHz. A 3-stage CMOS amplifier using substrate-shielded MSL achieved a 14.7-dB small-signal gain and a 14.5-dBm output power at 27 GHz in a compact chip area of 0.83$mm^2$. The measured insertion loss of substrate-shielded coplanar waveguide (CPW) was 1.0 dB/mm at 27 GHz. A 3-stage amplifier using substrate-shielded CPW achieved a 12-dB small-signal gai and a 12.5-dBm output power at 26.5 GHz. This results shows a potential of CMOS technology for low cost short-range wireless communication components and system.

A Novel Hybrid Balun Circuit for 2.4 GHz Low-Power Fully-differential CMOS RF Direct Conversion Receiver (2.4 GHz 저전력 차동 직접 변환 CMOS RF 수신기를 위한 새로운 하이브리드 발룬 회로)

  • Chang, Shin-Il;Park, Ju-Bong;Shin, Hyun-Chol
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.4
    • /
    • pp.86-93
    • /
    • 2008
  • A low-power, low-noise, highly-linear hybrid balun circuit is proposed for 2.4-GHz fully differential CMOS direct conversion receivers. The hybrid balun is composed of a passive transformer and loss-compensating auxiliary amplifiers. Design issues regarding the optimal signal splitting and coupling between the transformer and compensating amplifiers are discussed. Implemented in $0.18{\mu}m$ CMOS process, the 2.4 GHz hybrid balun achieves 2.8 dB higher gain and 1.9 dB lower noise figure than its passive counterpart and +23 dBm of IIP3 only at a current consumption of 0.67 mA from 1.2 V supply. It is also examined that the hybrid balun can remarkably lower the total noise figure of a 2.4 GHz fully differential RF receiver only at a cost of 0.82 mW additional power dissipation.

The Design of Low Noise Downconverter for K-band Satellite Multipoint Distribution Service (K-band SMDS용 저잡음 하향변환기의 설계)

  • 정인기;이영철;김천석
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.5 no.6
    • /
    • pp.1143-1150
    • /
    • 2001
  • In this paper, we designed a downconverter for K-band satellite multipoint distribution service(SMDS). The designed downconverter consists of a low noise amplifiers, bandpass filter, stable local oscillator, drain mixer and If Amplifiers. Low noise amplifiers show 28㏈ gain and 1.5㏈ noise figure in the frequency range of 19.2㎓~20.2㎓, and a band pass filter has a -l㏈ insertion loss, and 18.25㎓ Stable local oscillator which is dielectric resonant oscillation, We obtained that the output power of the 18.25㎓ oscillation frequency is 0.5㏈m and the phase noise is the -84.67㏈c at 10KHz offset frequency. With the input RF signal the 19.2㎓~20.2㎓, conversion gain of the drain mixer shows 5㏈ at the Intermediate frequency range of 950MHz~1950MHz. We have proved that the designed downconverter satisfied the specification of a K-band satellite multipoint distribution service and it can be applied to the satellite internet receiver.

  • PDF

Design of High Efficiency Switching Mode Class E Power Amplifier and Transmitter for 2.45 GHz ISM Band (2.45 GHz ISM대역 고효율 스위칭모드 E급 전력증폭기 및 송신부 설계)

  • Go, Seok-Hyeon;Koo, Kyung-Heon
    • Journal of Advanced Navigation Technology
    • /
    • v.24 no.2
    • /
    • pp.107-114
    • /
    • 2020
  • A power amplifier of 2.4 GHz ISM band is designed to implement a transmitter system. High efficiency amplifiers can be implemented as class E or class F amplifiers. This study has designed a 20 W high efficiency class E amplifier that has simple circuit structure in order to utilize for the ISM band application. The impedance matching circuit was designed by class E design theory and circuit simulation. The designed amplifier has the output power of 44.2 dBm and the power added efficiency of 69% at 2.45 GHz. In order to apply 30 dBm input power to the designed power amplifier, voltage controlled oscillator (VCO) and driving amplifier have been fabricated for the input feeding circuit. The measurement of the power amplifier shows 43.2 dBm output and 65% power added efficiency. This study can be applied to the design of power amplifiers for various wireless communication systems such as wireless power transfer, radio jamming device and high power transmitter.

A High-Speed CMOS A/D Converter Using an Acquistition-Time Minimization Technique) (정착시간 최소화 기법을 적용한 고속 CMOS A/D 변환기 설계)

  • 전병열;전영득;이승훈
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.5
    • /
    • pp.57-66
    • /
    • 1999
  • This paper describes a 12b, 50 Msample/s CMOS AID converter using an acquisition-time minimization technique for the high-speed sampling rate of 50 MHz level. The proposed ADC is implemented in a $0.35\mu\textrm{m}$ double-poly five-metal n-well CMOS technology and adopts a typical multi-step pipelined architecture to optimize sampling rate, resolution, and chip area. The speed limitation of conventional pipelined ADCs comes from the finite bandwidth and resulting speed of residue amplifiers. The proposed acquisition-time minimization technique reduces the acquisition time of residue amplifiers and makes the waveform of amplifier outputs smooth by controlling the operating current of residue amplifiers. The simulated power consumption of the proposed ADC is 197 mW at 3 V with a 50 MHz sampling rate. The chip size including pads is $3.2mm\times3.6mm$.

  • PDF

New Drain Bias Scheme for Linearity Enhancement of Envelope Tracking Power Amplifiers (Envelope Tracking 전력 증폭기의 선형성 개선을 위한 새로운 드레인 바이어스 기법)

  • Jeong, Jin-Ho
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.46 no.3
    • /
    • pp.40-47
    • /
    • 2009
  • This paper presents new drain bias scheme for the linearity enhancement of envelope tacking power amplifiers for W-CDMA base-stations. In the conventional envelope tracking power amplifiers, the drain bias voltage is lowered close to the knee voltage of transistor, resulting in the severe linearity degradation. To solve this problem, it is proposed in this paper that the amplifier is biased in the conventional class AB mode with a fixed drain bias voltage if the input envelope is low and in the envelope tracking mode otherwise. Moreover, the drain bias in the envelope tracking mode is newly determined to minimized the distortion. To verify the effectiveness of the proposed bias scheme, simulation is performed on the W-CDMA based-station envelope tracking power amplifier using class AB Si-LDMOS power amplifier. It is shown from the simulation that the proposed bias scheme allows a drastic linearity enhancement with the comparable efficiency enough to meet the requirement of W-CDMA base-station without additional linearization techniques.

Development of Power Supply for Voltage-Adaptable Converter to Drive Linear Amplifiers with Variable Loads (가변부하를 갖는 선형 증폭기를 구동하기 위한 전압적응 변환기용 전력공급기 개발)

  • Um, Kee-Hong
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.14 no.6
    • /
    • pp.251-257
    • /
    • 2014
  • An actuator system is a type of motor designed to control a mechanism operated by a source of energy, in the form of an electric current by converting energy into some kind of motion. As audio actuators, transforming electric voltage signal into audio signal, speakers and amplifiers are commonly used. In applications of industry, high output power systems are required. For these systems to generate high-quality output, it is essential to control output impedance of audio systems. We have developed an adaptable power supply for driving active amplifier systems with variable loads. Depending on the changing values of resistance of the speaker which produces audible sound by transforming electric voltage signal, the power supply source of the active amplifier can generate the maximum power delivered to the speaker by an adaptable change of loads. The amplifier is well protected from the abrupt increment of peak current and an excess of current flow.