• Title/Summary/Keyword: Amorphous Silicon (a-Si)

Search Result 489, Processing Time 0.023 seconds

Theoretical Model and Experimental Analysis of Electrical Conductivity in Hydrogenated Amorphous Silicon (비정질 실리콘의 전기 전도도에 대한 이론적 모델 및 실험적 분석)

  • Kim, Yong-Sang;Park, Jin-Seok;Han, Min-Koo
    • Proceedings of the KIEE Conference
    • /
    • 1989.11a
    • /
    • pp.127-130
    • /
    • 1989
  • This paper reports the theoretical model and the experimental results regarding to the electrical conductivity of hydrogenated amorphous silicon (a-Si:H). The total effective conductance of a-Si:H with a planar structure has been considered as the sum of the conductance of an adsorbate-induced layer, a surface-interface layer, a bulk layer, and a substrate-interface layer. In order to investigate the effects of space charge layers in a-Si:H on the conductivity, the thickness dependence of the conductivity is characterized and the conductivities measured at the upper electrodes deposited on a-Si:H are compared with those measured at the lower electrodes deposited on the glass substrate. From our analysis, the bulk conductivity and the thickness of the space charge layer in a-Si:H are characterized quantitatively.

  • PDF

Effect of Interface Reaction between ZnO:Al and Amorphous Silicon on Silicon Heterojunction Solar Cells (실리콘 이종 접합 태양 전지 특성에 대한 ZnO:Al과 비정질 실리콘 계면 반응의 영향)

  • Kang, Min-Gu;Tark, Sung-Ju;Lee, Jong-Han;Kim, Chan-Seok;Jung, Dae-Young;Lee, Jung-Chul;Yoon, Kyung-Hoon;Kim, Dong-Hwan
    • Korean Journal of Materials Research
    • /
    • v.21 no.2
    • /
    • pp.120-124
    • /
    • 2011
  • Silicon heterojunction solar cells have been studied by many research groups. In this work, silicon heterojunction solar cells having a simple structure of Ag/ZnO:Al/n type a-Si:H/p type c-Si/Al were fabricated. Samples were fabricated to investigate the effect of transparent conductive oxide growth conditions on the interface between ZnO:Al layer and a-Si:H layer. One sample was deposited by ZnO:Al at low working pressure. The other sample was deposited by ZnO:Al at alternating high working pressure and low working pressure. Electrical properties and chemical properties were investigated by light I-V characteristics and AES method, respectively. The light I-V characteristics showed better efficiency on sample deposited by ZnO:Al by alternating high working pressure and low working pressure. Atomic concentrations and relative oxidation states of Si, O, and Zn were analyzed by AES method. For poor efficiency samples, Si was diffused into ZnO:Al layer and O was diffused at the interface of ZnO:Al and Si. Differentiated O KLL spectra, Zn LMM spectra, and Si KLL spectra were used for interface reaction and oxidation state. According to AES spectra, sample deposited by high working pressure was effective at reducing the interface reaction and the Si diffusion. Consequently, the efficiency was improved by suppressing the SiOx formation at the interface.

Silicon oxide and poly-Si film simultaneously formed by excimer laser (엑시머 레이저를 이용하여 동시에 형성된 실리콘 산화막과 다결정 실리콘 박막)

  • 박철민;민병혁;전재홍;유준석;최홍석;한민구
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.34D no.1
    • /
    • pp.35-40
    • /
    • 1997
  • A new method to form the gate oxide and recrystllize the polycrystalline silicon (poly-Si) active layer simultaneously is proposed and fabricated successfully. During te irradiation of excimer laser, the poly-Si film is recrystallized, while the oxygen ion impurities injected into the amorphous silicon(a-Si) film are activated by laser energy and react with silicon atoms to form SiO2. We investigated the characteristics of the sample fabricated by proposed method using AES, TEM, AFM. The electrical performance of oxide was verified by ramp up voltage method. Our experimental results show that a high quality oxide, a pol-Si film with fine grain, and a smooth and clean interface between oxide and poly-Si film have been successfully obtained by the proposed fabrication method. The interface roughness of oxide/poly-Si fabricated by new method is superior to film by conventional fabrication os that the proposed method may improve the performance of poly-Si TFTs.

  • PDF

Crystallization of Amorphous Silicon Films by Field-Aided Lateral Crystallization (FALC) technique at $350^{\circ}C$

  • Park, Kyoung-Wan;Cho, Ki-Taek;Choi, Duck-Kyun
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2002.08a
    • /
    • pp.548-551
    • /
    • 2002
  • The crystallization of amorphous silicon (a-Si) was achieved using a field aided lateral crystallization (FALC) process at 350 $^{\circ}C$. Under the influence of an electric field, Cu is found to drastically enhance the lateral crystallization velocity of a-Si. When an electric field was applied to the selectively Cu-deposited a-Si film during the heat treatment at temperature as low as 350 $^{\circ}C$, dendrite-shaped crystallization of a-Si progressed toward Cu-free region and the crystallization from negative electrode side toward positive electrode side was accelerated. We identified that 1000${\AA}$ thick a-Si film was completely crystallized by Cu-FALC process at 350 $^{\circ}C$ by TEM analysis.

  • PDF

Vertical Growth of Amorphous SiOx Nano-Pillars by Pt Catalyst Films (Pt 촉매 박막을 이용한 비정질 SiOx 나노기둥의 수직성장)

  • Lee, Jee-Eon;Kim, Ki-Chul
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.19 no.1
    • /
    • pp.699-704
    • /
    • 2018
  • One-dimensional nanostructures have attracted increasing attention because of their unique electronic, optical, optoelectrical, and electrochemical properties on account of their large surface-to-volume ratio and quantum confinement effect. Vertically grown nanowires have a large surface-to-volume ratio. The vapor-liquid-solid (VLS) process has attracted considerable attention for its self-alignment capability during the growth of nanostructures. In this study, vertically aligned silicon oxide nano-pillars were grown on Si\$SiO_2$(300 nm)\Pt substrates using two-zone thermal chemical vapor deposition system via the VLS process. The morphology and crystallographic properties of the grown silicon oxide nano-pillars were investigated by field emission scanning electron microscopy and transmission electron microscopy. The diameter and length of the grown silicon oxide nano-pillars were found to be dependent on the catalyst films. The body of the silicon oxide nano-pillars exhibited an amorphous phase, which is consisted with Si and O. The head of the silicon oxide nano-pillars was a crystalline phase, which is consisted with Si, O, Pt, and Ti. The vertical alignment of the silicon oxide nano-pillars was attributed to the preferred crystalline orientation of the catalyst Pt/Ti alloy. The vertically aligned silicon oxide nano-pillars are expected to be applied as a functional nano-material.

Active-Matrix Cathodes though Integration of Amorphous Silicon Thin-Film Transistor with triode -and Diode-Type field Emitters

  • Song, Yoon-Ho;Cho, Young-Rae;Hwang, Chi-Sun;Kim, Bong-Chul;Ahn, Seong-Deok;Chung, Choong-Heui;Kim, Do-Hyung;Uhm, Hyun-Seok;Lee, Jin-Ho;Cho, Kyoung-Ik
    • Journal of Information Display
    • /
    • v.2 no.3
    • /
    • pp.72-77
    • /
    • 2001
  • Amorphous silicon thin-film transistors (a-Si TFTs) were incorporated into Mo-tip-based triode-type field emitters and diode-type ones of carbon nanotubes for an active-matrix cathode (AMC) plate of field emission displays. Also, we developed a novel surface-treatment process for the Mo-tip fabrication, which gleatly enhanced in the stability of field emission. The field emission currents of AMC plates on glass substrate were well controlled by the gate bias of a-Si TFTs. Active-matrix field emission displays (AMFEDs) with these AMC plates were demonstrated in a vacuum chamber, showing low-voltage matrix addressing, good stability and reliability of field emission, and highly uniform light emissions from the anode plate with phosphors. The optimum design of AMFEDs including a-Si TFTs and a new light shield/focusing grid is discussed.

  • PDF

A Study on the Variation of Surface Roughness of a-Si According to Recrystallization (비정질 실리콘의 재결정화에 따른 표면기복의 변화에 관한 연구)

  • Park, Jae-Hong;Chung, Chong-Won;Kim, Chul-Ju
    • Proceedings of the KIEE Conference
    • /
    • 1995.07c
    • /
    • pp.1181-1183
    • /
    • 1995
  • In this study, we observed the surface morphology of amorphous silicon annealed at $700{\sim}1000^{\circ}C$ for recrystallization. In case of $700{\sim}800^{\circ}C$ annealing, deposited amorphous silicon have the saturated XRD intensity and decreased surface roughness after annealing for 3 hours. It is thought that surface roughness of amorphous silicon increases because of contributions caused by atomic rearrangement of surface, for instance, surface stress etc., in the course of recrystallinzation and decrease because of the relaxation of stress by annealing in reaching completion of recrystallization. In case of $1000^{\circ}C$ annealing, the effect of grain size on deposited silicon is more effective than that of surface roughness. These results show that small grain silicon has the stronger dependence on surface roughness than large grain one.

  • PDF

Amorphous silicon thin-film solar cells with high open circuit voltage by using textured ZnO:Al front TCO (ZnO:Al 투명전도막을 이용한 높은 개방전압을 갖는 비정질 실리콘 박막 태양전지 제조)

  • Lee, Jeeong-Chul;Ahn, Se-Hin;Yun, Jae-Ho;Song, Jin-Soo;Yoon, Kyung-Hoon
    • New & Renewable Energy
    • /
    • v.2 no.3
    • /
    • pp.31-36
    • /
    • 2006
  • Superstrate pin amorphous silicon thin-film(a-Si:H) solar cells are prepared on $SnO_2:F$ and ZnO:Al transparent conducting oxides(TCO) in order to see the effect of TCO/p-layers on a-Si:H solar cell operation. The solar cells prepared on textured ZnO:Al have higher open circuit voltage VOC than cells prepared on $SnO_2:F$. Presence of thin microcrystalline p-type silicon layer(${\mu}c-Si:H$) between ZnO:Al and p a-SiC:H plays a major role by causing improvement in fill factor as well as $V_{OC}$ of a-Si:H solar cells prepared on ZnO:Al TCO. Without any treatment of pi interface, we could obtain high $V_{OC}$ of 994mV while keeping fill factor(72.7%) and short circuit current density $J_{SC}$ at the same level as for the cells on $SnO_2:F$ TCO. This high $V_{OC}$ value can be attributed to modification in the current transport in this region due to creation of a potential barrier.

  • PDF

Amorphous silicon thin-film solar cells with high open circuit voltage by using textured ZnO:Al front TCO (ZnO:Al 투명전도막을 이용한 높은 개방전압을 갖는 비정질 실리콘 박막 태양전지 제조)

  • Lee, Jeong-Chul;Dutta, Viresh;Yi, Jun-Sin;Song, Jin-Soo;Yoon, Kyung-Hoon
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2006.06a
    • /
    • pp.158-161
    • /
    • 2006
  • Superstrate pin amorphous silicon thin-film (a-Si:H) solar cells are prepared on $SnO_2:F$ and ZnO:Al transparent conducting oxides (TCO) In order to see the effect of TCO/P-layers on a-Si:H solar cell operation. The solar cells prepared on textured ZnO:Al have higher open circuit voltage $V_{oc}$ than cells prepared on $SnO_2:F$. Presence of thin microcrystalline p-type silicon layer $({\mu}c-Si:H)$ between ZnO:Al and p a-SiC:H plays a major role by causing improvement in fill factor as well as $V_{oc}$, of a-Si:H solar cells prepared on ZnO:Al TCO. Without any treatment of pi interface, we could obtain high $V_{oc}$, of 994mv while keeping fill factor (72.7%) and short circuit current density $J_{sc}$ at the same level as for the cells on $SnO_2:F$ TCO. This high $V_{oc}$ value can be attributed to modification in the current transport in this region due to creation of a potential barrier.

  • PDF

High Performance Amorphous Silicon Oxide Thin Film Solar Cells Fabricated at Very Low Temperature (극저온에서 증착된 비정질실리콘 산화막 기반의 고성능 박막태양전지)

  • Kang, Dong-Won
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.65 no.10
    • /
    • pp.1694-1696
    • /
    • 2016
  • Present thin film solar cells with hydrogenated amorphous silicon oxide (a-SiO:H) as an absorber suffer from low fill factor(FF) of 61~64 [%] in spite of its benefits related to high open circuit voltage ($V_{oc}$). Since degraded quality of a-SiO:H absorber by alloying with oxygen can affect the FF, we aimed to achieve high photosensitivity by minimizing $CO_2$ gas addition. Improving optical gap($E_{opt}$) has been attained by strong hydrogen dilution combined with lowering substrate temperature down to 100 [$^{\circ}C$]. Small amount of the $CO_2$ was added in order to disturb microcrystalline formation by high hydrogen dilution. The developed a-SiO:H has high photosensitivity (${\sim}2{\times}10^5$) and high $E_{opt}$ of 1.85 [eV], which contributed to attain remarkable FF of 74 [%] and high $V_{oc}$ (>1 [V]). As a result, high power conversion efficiency of 7.18 [%] was demonstrated by using very thin absorber layer of only 100 [nm], even though we processed all experiment at extremely low temperature of 100 [$^{\circ}C$].