• Title/Summary/Keyword: AFC PLL

Search Result 7, Processing Time 0.021 seconds

A Wideband Clock Generator Design using Improved Automatic Frequency Calibration Circuit (개선된 자동 주파수 보정회로를 이용한 광대역 클록 발생기 설계)

  • Jeong, Sang-Hun;Yoo, Nam-Hee;Cho, Seong-Ik
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.60 no.2
    • /
    • pp.451-454
    • /
    • 2011
  • In this paper, a wideband clock generator using novel Automatic frequency calibration(AFC) scheme is proposed. Wideband clock generator using AFC has the advantage of small VCO gain and wide frequency band. The conventional AFC compares whether the feedback frequency is faster or slower then the reference frequency. However, the proposed AFC can detect frequency difference between reference frequency with feedback frequency. So it can be reduced an operation time than conventional methods AFC. Conventional AFC goes to the initial code if the frequency step changed. This AFC, on the other hand, can a prior state code so it can approach a fast operation. In simulation results, the proposed clock generator is designed for DisplayPort using the CMOS ring-VCO. The VCO tuning range is 350MHz, and a VCO frequency is 270MHz. The lock time of clock generator is less then 3us at input reference frequency, 67.5MHz. The phase noise is -109dBC/Hz at 1MHz offset from the center frequency. and power consumption is 10.1mW at 1.8V supply and layout area is $0.384mm^2$.

RDDAFC Algorithm for QPSK Demodulation at Digital DBS Receiver (디지탈 위성방송 수신기를 위한 QPSK 복조용 RDDAFC 알고리즘)

  • Park, K.B.;Hwang, H.
    • Proceedings of the KIEE Conference
    • /
    • 1996.07b
    • /
    • pp.1301-1303
    • /
    • 1996
  • A new automatic frequency control(AFC) tracking algorithm, which we call a rotational decision directed AFC(RDDAFC) is proposed for QPSK demodulation at the digital direct broadcasting satellite(DBS). In order to prevent the presence of the residual phase difference between symbols received at k and k-l by the CPAFC[1] as well as the AFC based on $tan^{-1}$ circuit[2], the RDDAFC rotates the decision boundary for the kth received symbol by the frequency detector output of the (k-1)th received symbol before passing through the cross product discriminator. Test results show that the total pull-in time of the RDDAFC and PLL was 0.13msec under a carrier frequency offset of 2.4MHz when S/N equals 2dB.

  • PDF

Design of a 16-QAM Carrier Recovery Loop for Inmarsat M4 System Receiver (Inmarsat M4 시스템 수신기를 위한 16-QAM Carrier Recovery Loop 설계)

  • Jang, Kyung-Doc;Han, Jung-Su;Choi, Hyung-Jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.33 no.4A
    • /
    • pp.440-449
    • /
    • 2008
  • In this paper, we propose a 16-QAM carrier recovery loop which is suitable for the implementation of Inmarsat M4 system receiver. Because the frequency offset of ${\pm}924\;Hz$ on signal bandwidth 33.6 kHz is recommended in Inmarsat M4 system specification, carrier recovery loop having stable operation in the channel environment with large relative frequency offset is required. the carrier recovery loop which adopts only PLL can't be stable in relatively large frequency offset environment. Therefore, we propose a carrier recovery loop which has stable operation in large relative frequency offset environment for Inmarsat M4 system. The proposed carrier recovery loop employed differential filter-based noncoherent UW detector which is robust to frequency offset, CP-AFC for initial frequency offset acquisition using UW signal, and 16-QAM DD-PLL for phase tracking using data signal to overcome large relative frequency offset and achieve stable carrier recovery performance. Simulation results show that the proposed carrier recovery loop has stable operation and satisfactory performance in large relative frequency offset environment for Inmarsat M4 system.

Digital signal processing of automatic frequency control is VCR (비디오 카세트 레코더의 자동 주파수 조절의 디지탈 신호처리)

  • 김동하;이태원
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.33B no.6
    • /
    • pp.128-135
    • /
    • 1996
  • In this paper, a digital signal processing method of AFC (automatic frequency control) is proposed for a home use VCR system. The proposed method has the ability of frequency tracking of a wide range. Implemented with digital circuits, the system is to be used in a digital video system and saves the cost of a hardware compared with a conventional analog automatic frequency control method using several PLL's in case of making home use VCR systems compatible with several TV systems.

  • PDF

A $2{\sim}6GHz$ Wide-band CMOS Frequency Synthesizer With Single LC-tank VCO (싱글 LC-탱크 전압제어발진기를 갖는 $2{\sim}6GHz$의 광대역 CMOS 주파수 합성기)

  • Jeong, Chan-Young;Yoo, Chang-Sik
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.9
    • /
    • pp.74-80
    • /
    • 2009
  • This paper describes a $2{\sim}6GHz$ CMOS frequency synthesizer that employs only one LC-tank voltage controlled oscillator (VCO). For wide-band operation, optimized LO signal generator is used. The LC-tank VCO oscillating in $6{\sim}8GHz$ provides the required LO frequency by dividing and mixing the VCO output clocks appropriately. The frequency synthesizer is based on a fractional-N phase locked loop (PLL) employing third-order 1-1-1 MASH type sigma-delta modulator. Implemented in a $0.18{\mu}m$ CMOS technology, the frequency synthesizer occupies the area of $0.92mm^2$ with of-chip loop filter and consumes 36mW from a 1.8V supply. The PLL is completed in less than $8{\mu}s$. The phase noise is -110dBC/Hz at 1MHz offset from the carrier.

Low Phase Noise Design and Implementation of X -Band Frequency Synthesizer for Radar Receiver (레이다 수신기용 X-밴드 주파수 합성기의 저 위상잡음설계 및 구현)

  • So, Won-Wook;Kang, Yeon-Duk;Lee, Taek-Kyung
    • Journal of Advanced Navigation Technology
    • /
    • v.2 no.1
    • /
    • pp.22-33
    • /
    • 1998
  • In the coherent-on-receiver radar system using the magnetron source, frequency synthesizer is employed as a STALO(Stable Local Oscillator) to keep the intermediate frequency stable. In this paper, X-band(8.4GHz~9.7GHz) single loop frequency synthesizer is designed and implemented by an indirect frequency synthesis technique. Phase comparison is performed by a digital PLL(Phase-Locked Loop) chip and the loop filter is designed for the low phase noise. The effects of loop component characteristics on the output phase noise are analyzed for single loop structures, and the calculated results are compared with the measured data.

  • PDF

A Study on the RF Shower System to Extend Interrogating Range for the Low Power RFID Reader System (저출력 RFID 시스템에서 인식거리 확대를 위한 전력 공급용 RF Shower 시스템)

  • Jung, Jin-Wook;Bae, Jae-Hyun;Oh, Ha-Ryoung;Seong, Yeong-Rak;Song, Ho-Jun;Jang, Byeong-Jun;Choi, Kyung;Lee, Jung-Suk;Lee, Hong-Bae;Lee, Hak-Yong;Kim, Jong-Min;Shin, Jae-Cheol;Park, Jun-Seok
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.55 no.12
    • /
    • pp.526-533
    • /
    • 2006
  • In this paper, we presented the synchronization module between RF shower system and RFID Reader to extend interrogating range on Mobile RFID system, Costas Loop and FPLL(Frequency/phase Lock Loop) were used. We achieved compromised range of 3MHz locking frequency, 1ms locking time and figured out remarkable Hopping frequency of the Reader. The prototype of the new designed RFID system has been tested with ISO18000-6 type-B Tag. The read range between designed RFID Reader and Tag has been measured, it increased triple times by adjusting the Shower system output level.