• 제목/요약/키워드: ADC(Analog-to-Digital converter)

검색결과 256건 처리시간 0.028초

실험적으로 제작한 Videodensitometer의 디지털 영상처리와 임상적 적용에 관한 연구 (DIGITAL IMAGE PROCESSING AND CLINICAL APPLICATION OF VIDEODENSITOMETER)

  • 박관수;이상래
    • 치과방사선
    • /
    • 제22권2호
    • /
    • pp.273-282
    • /
    • 1992
  • The purpose of this study was to propose the utility which was evaluated the digital image processing and clinical application of the videodensitomery. The experiments were performed with IBM-PC/16bit-AT compatible, video camera(CCdtr55, Sony Co., Japan), an color monitor(MultiSync 3D, NEC, Japan) providing the resolution of 512×480 and 64 levels of gray. Sylvia Image Capture Board for the ADC(analog to digital converter) was used, composed of digitized image from digital signal and the radiographic density was measured by 256 level of gray. The periapical radiograph(Ektaspeed EP-21, Kodak Co., U. S. A) which was radiographed dried human mandible by exposure condition of 70 kVp and 48 impulses, was used for primary X-ray detector. And them evaluated for digitzed image by low and high pass filtering, correlations between aluminum equivalent values and the thickness of aluminum step wedge, aluminum equivalent values of sound enamel, dentin, and alveolar bone, the range of diffuse density for gray level ranging from 0 to 255. The obtained results were as follows: 1. The edge between aluminum steps of digitized image were somewhat blurred by low pass filtering, but edge enhancement could be resulted by high pass filtering. Expecially, edge enhancement between distal root of lower left 2nd molar and alveolar lamina dura was observed. 2. The correlation between aluminum equivalent values and the thickness of aluminum step wedge was intimated, yielding the coefficient of correlation r=0.9997(p<0.00l), the regression line was described by Y=0.9699X+0.456, and coefficient of variation amounting to 1.5%. 3. The aluminum equivalent values of sound enamel, dentin, and alvolar bone were 15.41㎜, 12.48㎜, 10.35㎜, respectively. 4. The range of diffuse density for gray level ranging from 0 to 255 was wider enough than that of photodenstiometer to be within the range of 1-4.9.

  • PDF

다채널 NMEA0183 인디케이트 시스템 개발 (Development of Multi-channels NMEA0183 Indicator System)

  • 김관형;오암석
    • 한국정보통신학회논문지
    • /
    • 제15권11호
    • /
    • pp.2327-2332
    • /
    • 2011
  • 최근 선박 및 물류 자동화는 물류 증대와 함께 선박의 운용을 더욱 복잡하게 만들고 있으며, 선박내부의 통신 장비 및 통신 시스템의 구성 또한 매우 복잡하게 구성되어 있다. 때문에 지금 현재의 통신장비의 내부 통신 프로토콜은 일반적인 RS-422,485 기반의 NMEA-0183과 CAN 통신 기반의 NMEA-2000 기반으로 해상전자장비의 인터페이스 표준으로 법제화 되어있다. 본 논문에서는 가장 일반적인 NMEA-0183 프로토콜을 7-체널의 NMEA-0183 시리얼 통신 데이터를 지원하도록 설계하였으며, 그 외에 SPI(Serial Peripheral Interface) 방식의 3-체널 16비트 ADC(Analog Digital Converter)와 SPI 방식의 2-체널 펄스(pulse) 입력을 받을 수 있도록 설계하였다. 특히, 선박용 통신장비의 중요한 7가지로 한정하여 설계하였다. 본 연구의 소형화를 통하여 이동이 가능하도록 하여 그 편리성을 제공하고, 소형 PC 기반의 중앙 모니터링 시스템을 구현하여 다체널 인디케이트(indicator) 시스템의 효율성을 제시하고자 한다.

Gate/Body-Tied 구조의 고감도 광검출기를 이용한 2500 fps 고속 바이너리 CMOS 이미지센서 (2500 fps High-Speed Binary CMOS Image Sensor Using Gate/Body-Tied Type High-Sensitivity Photodetector)

  • 김상환;권현우;장준영;김영모;신장규
    • 센서학회지
    • /
    • 제30권1호
    • /
    • pp.61-65
    • /
    • 2021
  • In this study, we propose a 2500 frame per second (fps) high-speed binary complementary metal oxide semiconductor (CMOS) image sensor using a gate/body-tied (GBT) p-channel metal oxide semiconductor field effect transistor-type high-speed photodetector. The GBT photodetector generates a photocurrent that is several hundred times larger than that of a conventional N+/P-substrate photodetector. By implementing an additional binary operation for the GBT photodetector with such high-sensitivity characteristics, a high-speed operation of approximately 2500 fps was confirmed through the output image. The circuit for binary operation was designed with a comparator and 1-bit memory. Therefore, the proposed binary CMOS image sensor does not require an additional analog-to-digital converter (ADC). The proposed 2500 fps high-speed operation binary CMOS image sensor was fabricated and measured using standard CMOS process.

GNSS Software Receivers: Sampling and jitter considerations for multiple signals

  • Amin, Bilal;Dempster, Andrew G.
    • 한국항해항만학회:학술대회논문집
    • /
    • 한국항해항만학회 2006년도 International Symposium on GPS/GNSS Vol.2
    • /
    • pp.385-390
    • /
    • 2006
  • This paper examines the sampling and jitter specifications and considerations for Global Navigation Satellite Systems (GNSS) software receivers. Software radio (SWR) technologies are being used in the implementation of communication receivers in general and GNSS receivers in particular. With the advent of new GPS signals, and a range of new Galileo and GLONASS signals soon becoming available, GNSS is an application where SWR and software-defined radio (SDR) are likely to have an impact. The sampling process is critical for SWR receivers, where it occurs as close to the antenna as possible. One way to achieve this is by BandPass Sampling (BPS), which is an undersampling technique that exploits aliasing to perform downconversion. BPS enables removal of the IF stage in the radio receiver. The sampling frequency is a very important factor since it influences both receiver performance and implementation efficiency. However, the design of BPS can result in degradation of Signal-to-Noise Ratio (SNR) due to the out-of-band noise being aliased. Important to the specification of both the ADC and its clocking Phase- Locked Loop (PLL) is jitter. Contributing to the system jitter are the aperture jitter of the sample-and-hold switch at the input of ADC and the sampling-clock jitter. Aperture jitter effects have usually been modeled as additive noise, based on a sinusoidal input signal, and limits the achievable Signal-to-Noise Ratio (SNR). Jitter in the sampled signal has several sources: phase noise in the Voltage-Controlled Oscillator (VCO) within the sampling PLL, jitter introduced by variations in the period of the frequency divider used in the sampling PLL and cross-talk from the lock line running parallel to signal lines. Jitter in the sampling process directly acts to degrade the noise floor and selectivity of receiver. Choosing an appropriate VCO for a SWR system is not as simple as finding one with right oscillator frequency. Similarly, it is important to specify the right jitter performance for the ADC. In this paper, the allowable sampling frequencies are calculated and analyzed for the multiple frequency BPS software radio GNSS receivers. The SNR degradation due to jitter in a BPSK system is calculated and required jitter standard deviation allowable for each GNSS band of interest is evaluated. Furthermore, in this paper we have investigated the sources of jitter and a basic jitter budget is calculated that could assist in the design of multiple frequency SWR GNSS receivers. We examine different ADCs and PLLs available in the market and compare known performance with the calculated budget. The results obtained are therefore directly applicable to SWR GNSS receiver design.

  • PDF

High-Speed CMOS Binary Image Sensor with Gate/Body-Tied PMOSFET-Type Photodetector

  • Choi, Byoung-Soo;Jo, Sung-Hyun;Bae, Myunghan;Kim, Jeongyeob;Choi, Pyung;Shin, Jang-Kyoo
    • 센서학회지
    • /
    • 제23권5호
    • /
    • pp.332-336
    • /
    • 2014
  • In this paper, we propose a complementary metal oxide semiconductor (CMOS) binary image sensor with a gate/body-tied (GBT) PMOSFET-type photodetector for high-speed operation. The GBT photodetector of an active pixel sensor (APS) consists of a floating gate ($n^+$-polysilicon) tied to the body (n-well) of the PMOSFET. The p-n junction photodiode that is used in a conventional APS has a good dynamic range but low photosensitivity. On the other hand, a high-gain GBT photodetector has a high level of photosensitivity but a narrow dynamic range. In addition, the pixel size of the GBT photodetector APS is less than that of the conventional photodiode APS because of its use of a PMOSFET-type photodetector, enabling increased image resolution. A CMOS binary image sensor can be designed with simple circuits, as a complex analog to digital converter (ADC) is not required for binary processing. Because of this feature, the binary image sensor has low power consumption and high speed, with the ability to switch back and forth between a binary mode and an analog mode. The proposed CMOS binary image sensor was simulated and designed using a standard CMOS $0.18{\mu}m$ process.

CAN 연계형 안전진단센서 하드웨어 설계에 관한 연구 (The Implementation research of CAN linked safety sensor hardware)

  • 정순호;김성권;차재상
    • 한국인터넷방송통신학회논문지
    • /
    • 제10권5호
    • /
    • pp.209-213
    • /
    • 2010
  • 본 논문에서는 차량용 네트워크인 CAN(controller area network)와 연계되어 다양한 안전진단을 가능하게 하는 안전진단 센서하드웨어를 구현하고 그 성능을 확인하였다. 본 연구를 통하여 새롭게 설계 및 구현된 안전진단센서 하드웨어는 차량용 CAN인터페이스와 연결되며, 안전진단을 위한 다양한 센서(충돌센서, 거리 센서 등)의 데이터를 취득하고 이를 처리하여 CAN, RS232, RS485, I2C등의 통신인터페이스를 통해 전송하는 구조를 가지고 있다. 본 논문에서는 새롭게 설계 제작된 CAN연계형 안전진단 센서보드의 동작을 센싱 데이터와 연계하여 다양한 상황에서 그 성능을 검증함으로서 개발된 하드웨어의 유용성을 확인하였다.

능동위상배열 레이더 부배열 수신기 설계 (Design of Sub-array Receiver for Active Phase Array Radar)

  • 이희민;김도훈;한일탁
    • 한국정보통신학회논문지
    • /
    • 제23권5호
    • /
    • pp.568-573
    • /
    • 2019
  • 최신의 레이더는 동시에 다양한 다수의 표적을 탐색하고, 추적하며, 외부 재밍신호를 회피할 수 있는 다기능레이더 형태로 발전하고 있다. 이러한 다기능레이더 요구사항을 만족시키기 위해서 레이더 안테나는 실시간 빔조향 뿐만 아니라 동시에 다중 빔을 형성하고, 특정 방향에 대해 수신빔 제거 등 디지털 빔 형성이 가능한 능동위상배열 안테나 형태로 구현된다. 본 논문에서는 디지털 빔 형성이 가능한 부배열 타입 배열안테나의 하드웨어 구현방안에 대해 기술하였다. 또한 배열수신빔 형성시 부엽 준위를 낮추기 위한 안테나 개구면 진폭 가중치 적용방법에 따른 부배열 수신기 설계 방법을 제시하고, 진폭 가중치 적용방법에 따른 G/T 성능을 비교하였다. 또한 설계된 부배열 마다 부배열 수신기 동적 영역에 대해 분석하고, 디지털 빔형성기의 정렬 및 보정에 더 유리한 하드웨어 구현 방안을 제시하였다.

A real-time sorting algorithm for in-beam PET of heavy-ion cancer therapy device

  • Ke, Lingyun;Yan, Junwei;Chen, Jinda;Wang, Changxin;Zhang, Xiuling;Du, Chengming;Hu, Minchi;Yang, Zuoqiao;Xu, Jiapeng;Qian, Yi;She, Qianshun;Yang, Haibo;Zhao, Hongyun;Pu, Tianlei;Pei, Changxu;Su, Hong;Kong, Jie
    • Nuclear Engineering and Technology
    • /
    • 제53권10호
    • /
    • pp.3406-3412
    • /
    • 2021
  • A real-time digital time-stamp sorting algorithm used in the In-Beam positron emission tomography (In-Beam PET) is presented. The algorithm is operated in the field programmable gate array (FPGA) and a small amount of registers, MUX and memory cells are used. It is developed for sorting the data of annihilation event from front-end circuits, so as to identify the coincidence events efficiently in a large amount of data. In the In-Beam PET, each annihilation event is detected by the detector array and digitized by the analog to digital converter (ADC) in Data Acquisition Unit (DAQU), with a resolution of 14 bits and sampling rate of 50 MS/s. Test and preliminary operation have been implemented, it can perform a sorting operation under the event count rate up to 1 MHz per channel, and support four channels in total, count rate up to 4 MHz. The performance of this algorithm has been verified by pulse generator and 22Na radiation source, which can sort the events with chaotic order into chronological order completely. The application of this algorithm provides not only an efficient solution for selection of coincidence events, but also a design of electronic circuit with a small-scale structure.

IoT 기반 간헐적 이벤트 로깅 응용에 최적화된 효율적 플래시 메모리 전력 소모 감소기법 (Efficient Flash Memory Access Power Reduction Techniques for IoT-Driven Rare-Event Logging Application)

  • 권지수;조정훈;박대진
    • 대한임베디드공학회논문지
    • /
    • 제14권2호
    • /
    • pp.87-96
    • /
    • 2019
  • Low power issue is one of the most critical problems in the Internet of Things (IoT), which are powered by battery. To solve this problem, various approaches have been presented so far. In this paper, we propose a method to reduce the power consumption by reducing the numbers of accesses into the flash memory consuming a large amount of power for on-chip software execution. Our approach is based on using cooperative logging structure to distribute the sampling overhead in single sensor node to adjacent nodes in case of rare-event applications. The proposed algorithm to identify event occurrence is newly introduced with negative feedback method by observing difference between past data and recent data coming from the sensor. When an event with need of flash access is determined, the proposed approach only allows access to write the sampled data in flash memory. The proposed event detection algorithm (EDA) result in 30% reduction of power consumption compared to the conventional flash write scheme for all cases of event. The sampled data from the sensor is first traced into the random access memory (RAM), and write access to the flash memory is delayed until the page buffer of the on-chip flash memory controller in the micro controller unit (MCU) is full of the numbers of the traced data, thereby reducing the frequency of accessing flash memory. This technique additionally reduces power consumption by 40% compared to flash-write all data. By sharing the sampling information via LoRa channel, the overhead in sampling data is distributed, to reduce the sampling load on each node, so that the 66% reduction of total power consumption is achieved in several IoT edge nodes by removing the sampling operation of duplicated data.

자기-자이로 유도 장치를 위한 MEMS형 자이로의 민감도 최적화 (Sensitivity Optimization of MEMS Gyroscope for Magnet-gyro Guidance System)

  • 이인성;김재용;정은국;정경훈;김정민;김성신
    • 로봇학회논문지
    • /
    • 제8권1호
    • /
    • pp.29-36
    • /
    • 2013
  • This paper presents a sensitivity optimization of a MEMS (microelectromechanical systems) gyroscope for a magnet-gyro system. The magnet-gyro system, which is a guidance system for a AGV (automatic or automated guided vehicle), uses a magnet positioning system and a yaw gyroscope. The magnet positioning system measures magnetism of a cylindrical magnet embedded on the floor, and AGV is guided by the motion direction angle calculated with the measured magnetism. If the magnet positioning system does not measure the magnetism, the AGV is guided by using angular velocity measured with the gyroscope. The gyroscope used for the magnet-gyro system is usually MEMS type. Because the MEMS gyroscope is made from the process technology in semiconductor device fabrication, it has small size, low-power and low price. However, the MEMS gyroscope has drift phenomenon caused by noise and calculation error. Precision ADC (analog to digital converter) and accurate sensitivity are needed to minimize the drift phenomenon. Therefore, this paper proposes the method of the sensitivity optimization of the MEMS gyroscope using DEAS (dynamic encoding algorithm for searches). For experiment, we used the AGV mounted with a laser navigation system which is able to measure accurate position of the AGV and compared result by the sensitivity value calculated by the proposed method with result by the sensitivity in specification of the MEMS gyroscope. In experimental results, we verified that the sensitivity value through the proposed method can calculate more accurate motion direction angle of the AGV.