• Title/Summary/Keyword: AB급

Search Result 16, Processing Time 0.02 seconds

A Study on the Relative Phase Variation at the Sweet spot of Microwave Power Transistor (초고주파 전력 트랜지스터의 Sweet spot에서의 위상 변화 특성 연구)

  • Park, Ung-Hee;Chang, Ik-Soo;Cho, Han-You
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.38 no.1
    • /
    • pp.14-19
    • /
    • 2001
  • When the high power transistor is used for amplifier in microwave frequency, the bias of transistor is usually AB-class or B-c1ass because of power efficiency. The sweet spot point having small IMD signal compared with near neighborhood exicts frequently in the high power transistor using AB class bias or B-class bias. On the sweet spot, the magnitude and phase of the main and IMD signal of HPA output change as the input signal power change, respective the relative phase on the sweet spot changes rapidly. If we know exactly the magnitude and phase characteristics of IMD signal, we can design a more adequate linearizer and understand the characteristics of transistor. In this paper the magnitude and phase of the main and IMD signal of HPA output on the sweet spot are measured using the designed hardware.

  • PDF

Linearization of Class AB Amplifier Using Envelope Detection Bias Control (Envelope Detection 바이어스 제어를 이용한 AB급 증폭기 선형화)

  • Yi Hui-Min;Kang Sang-Gee;Hong Sung-Yong
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.17 no.2 s.105
    • /
    • pp.129-133
    • /
    • 2006
  • In spite of the advantage of simple circuit, small size, and low price, predistortered power amplifier does not satisfy the IMD specification at low power range because of an IMD hump characteristic. To reduce the performance degradation by IMD hump, the method which is to control the operating point of amplifier according to its output power is presented. This method using envelope detection bias control is applied to the implemented class AB predistortered 16 W power amplifier. The measured result shows 10 dB improvement of $3^{rd}$ IMD performance in wide dynamic range of output power.

Design of class AB Bipolar Linear Transconductors for High Frequency Applications (고주파 응용을 위한 AB급 바이폴라 선형 트랜스컨덕터들의 설계)

  • Chung, Won-Sup;Son, Sang-Hee
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.8
    • /
    • pp.1-7
    • /
    • 2007
  • Class AB bipolar linear transconductors for high frequency applications ire proposed. They consist of a voltage follower, a resistor, and a current follower. The follower circuits are realized by translinear cells or unity-gain buffers. The proposed transconductors are simulated using an 8 GHz bipolar transistor-arrary parameter. Simulation results show that the transconductor using translinear cells has better linearity than one using unity-gain buffers whereas the latter has better temperature stability and higher input resistance than the former. In order to test their high frequency applicability, the transconductors are used to implement an 4th order IF bandpass filter.

Bias Control for Linearizing Class AB Amplifier Using Envelope Detection (AB급 증폭기를 위한 Envelope Detection을 이용한 바이어스 조정)

  • Yi, Hui-Min;Kang, Sang-Gee;Hong, Sung-Yong
    • Proceedings of the Korea Electromagnetic Engineering Society Conference
    • /
    • 2005.11a
    • /
    • pp.97-100
    • /
    • 2005
  • This paper proposes a linearization method that is to control the operating point of a class AB amplifier according to its output power. The proposed linearization method is presented in this paper and the performance test results using two-tone signal are presented also.

  • PDF

Design and Implementation of Class-AB High Power Amplifier for IMT-2000 System using Optimized Defected Ground Structure (최적화된 DGS 회로를 이용한 IMT-2000용 Class-AB 대전력증폭기의 설계 및 구현)

  • 강병권;차용성;김선형;박준석
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.4 no.1
    • /
    • pp.41-48
    • /
    • 2003
  • In this paper, a new equivalent circuit for a defected ground structure(DGS) is proposed and adapted to design of a power amplifier for performance improvement. The DGS equivalent circuit presented in this paper consists of parallel LC resonator and parallel capacitance to describe the fringing fields due to the etched defects on the metallic ground plane, and also is used to optimize the matching circuit of a power amplifier. A previous research has also used a DGS for harmonic rejection and efficiency improvement of a power amplifier(1), however, there was no exact equivalent circuit analysis. In this paper, we suggest a novel design method and show the performance improvement of a class AB power amplifier by using the equivalent circuit of a DGS applied to output matching circuit. The design method presented in this paper can provide very accurate design results to satisfy the optimum load condition and the desirable harmonic rejection, simultaneously. As a design example, we have designed a 20W power amplifier with and without circuit simulation of DGS, and compared the measurement results.

  • PDF

A Design of Improved Current Subtracter and Its Application to Norton Amplifier (개선된 전류 감산기와 이를 이용한 노튼(Norton) 증폭기의 설계)

  • Cha, Hyeong-Woo
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.12
    • /
    • pp.82-90
    • /
    • 2011
  • A novel class AB current subtracter(CS) and its application to Norton amplifier(NA) for low-power current-mode signal processing are designed. The CS is composed of a translinear cell, two current mirrors, and two common-emitter(CB) amplifiers. The principle of the current subtraction is that the difference of two input current applied translinear cell get from the current mirror, and then the current amplify through CB amplifier with ${\beta}$ times. The NA is consisted of the CS and wideband voltage buffer. The simulation results show that the CS has current input impedance of $20{\Omega}$, current gain of 50, and current input range of $i_{IN1}$ > $i_{IN2}{\geq}4I_B$. The NA has unit gain frequency of 312 MHz, transresistance of 130 dB, and power dissipation of 4mW at ${\pm}2.5V$ supply voltage.

A Design of High Efficiency Doherty Power Amplifier for Microwave Applications (마이크로파용 고효율 Doherty 전력증폭기 설계)

  • Oh Jeong-Kyun;Kim Dong-Ok
    • Journal of Navigation and Port Research
    • /
    • v.30 no.5 s.111
    • /
    • pp.351-356
    • /
    • 2006
  • In this paper, the high efficiency Doherty power amplifier has been designed and realized for microwave applications. The Doherty amplifier has been implemented using silicon MRF 281 LDMOS FET. The RF performances cf the Doherty power amplifier (a combination of a class AB carrier amplifier and a bias-tuned class C peaking amplifier) have been compared with those of a class AB amplifier alone. The realized Doherty power amplifier P1dB output power has 33dBm at 2.3GHz frequency. Also the Doherty power amplifier shows 11dB gain and -17.8dB input return loss at 2.3GHz to 2.4GHz. The designed Doherty amplifier has been improved the average PAE by 10% higher efficiency than a class AB amplifier alone. The Maximum PAE of designed Doherty power amplifier has been 39%.

A Design of High Efficiency Doherty Power Amplifier for Microwave applications (마이크로파용 고효율 Doherty 전력 증폭기 설계)

  • Oh C.G.;Kim D.O.
    • Proceedings of the Korean Institute of Navigation and Port Research Conference
    • /
    • 2006.06b
    • /
    • pp.91-96
    • /
    • 2006
  • In this paper, the high efficiency Doherty power amplifier has been designed and realized for microwave applications. The Doherty amplifier has been implemented using silicon MRF 281 LOMOS FET. The RF performances of the Doherty power amplifier (a combination of a class AB carrier amplifier and a bias..tuned class C peaking amplifier) have been compared with those of a class AB amplifier alone. The realized Doherty power amplifier PldB output power has 33dBm at 2.3GHz frequency. Also the Doherty power amplifier shows 11dB gain and -17.8dB input return loss at 2.3GHz to 2.4GHz. The designed Doherty amplifier has been improved the average PAE by 10% higher efficiency than a class AB amplifier alone. The Maximum PAE of designed Doherty power amplifier has been 39%.

  • PDF

Design and Implementation of Class-AB High Power Amplifier for IMT-2000 System (IMT-2000용 Class-AB 대전력증폭기의 설계 및 구현)

  • 차용성;이재성;강병권;박준석
    • Proceedings of the KAIS Fall Conference
    • /
    • 2002.11a
    • /
    • pp.197-200
    • /
    • 2002
  • 본 논문에서는 IMT-2000용 AB급 대전력 증폭기를 설계 및 제작하였다. 전력증폭기의 주파수 대역은 IMT-2000용 순방향 주파수인 2110MHz-2170MHz에서 AB급으로 동작하도록 하였고, 고효율성과 우수한 선형성 소자인 LDMOSFET를 사용하였다. 설계 특성에 맞는 최적부하를 찾아 마이크로 스트립 회로로 입력 및 출력 정합 회로를 구현하였다 임피던스 정합 방법으로는 소자를 실제 측정상태에서 입력단과 출력단에 튜너를 삽입하고 기본 주파수에서 최대 출력상태를 만족하는 임피던스를 튜너로 구현한 후, 튜너를 제거하고 튜너의 입력 임피던스를 Network Analyzer로 측정하여 최적 부하 임피던스를 추출하는 로드풀 방법을 사용하였다. 대전력 증폭기의 측정결과로는 2-톤 인가시 40.57dBm의 출력결과를 얻을 수 있었고 30.61dBc의 상호 혼변조 특성을 확인하였으며, 원신호의 하모닉(Hamonic) 주파수 성분과는 21.46dBc의 차이를 보였다.

A study of class AB CMOS current conveyors (AB급 CMOS 전류 콘베이어(CCII)에 관한 연구)

  • 차형우;김종필
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.34C no.10
    • /
    • pp.19-26
    • /
    • 1997
  • Novel class AB CMOS second-generation current conveyors (CCII) using 0.6.mu.m n-well CMOS process for high-frequency current-mode signal processing were developed. The CCII for low power operation consists of a class AB push-pull stage for the current input, a complementary source follower for the voltage input, and a cascode current mirror for the current output. In this architecture, the two input stages are coupled by current mirrors to reduce the current input impedance. Measurements of the fabricated CCII show that the current input impedance is 875.ohm. and the bandwidth of flat gain when used as a voltage amplifier extends beyond 4MHz. The power dissipation is 1.25mW and the active chip area is 0.2*0.15[mm$\^$2/].

  • PDF