• Title/Summary/Keyword: 9 bit 통신

Search Result 340, Processing Time 0.028 seconds

Diagnosis and Improvement of mode transition delay in Linux 9bit serial communications (리눅스 9비트 시리얼통신에서 모드전환 지연원인의 분석과 개선)

  • Jeong, Seungho;Kim, Sangmin;Ahn, Heejune
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.20 no.6
    • /
    • pp.21-27
    • /
    • 2015
  • We analyze the problem that is occurring when using parity mode transformation required for 9 bit serial communication under Linux environment and propose the solution. The parity mode change is used for 9 bit serial communication in the Linux that by nature supports only 8 bit serial communication. delay (around OS tick) arises. Our analysis shows that the cause is minimum length of waiting time to transmit data remained in Tx FIFO buffers. A modified Linux serial driver proposed in this paper decreases the delay less than 1ms by using accurate time delaying. Despite various system communication interfaces, enormous existing standards and system have adopted RS-232 serial communication, and the part of them have communicated by 9bit serial.

A bit-rate control of MPEG-2 video coding using quantization ratio coefficient and the mean MQUANT (양자화 비례 계수와 평균 MQUANT를 이용한 MPEG-2 비디오 부호화 비트율 제어)

  • 이근영;임용순;김주도;한승욱
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.8
    • /
    • pp.2025-2031
    • /
    • 1998
  • In moving picture coding standard MPEG2, a bit rate control system plays a key role for the compressing ratio and picture quality. We proposed a bit rate control scheme which assigns more bits to I, P frames and uses the average MQUANT of previous mackoblocks. The proposed scheme showed about 0.9dB improvement of image quality when compared to bit rate control method of MPEG2 Test-Model5.

  • PDF

Research for Improving the Speed of Scrambler in the WAVE System (WAVE 시스템에서 스크램블러의 속도 향상을 위한 연구)

  • Lee, Dae-Sik;You, Young-Mo;Lee, Sang-Youn;Oh, Se-Kab
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.37A no.9
    • /
    • pp.799-808
    • /
    • 2012
  • Bit operation of scrambler in the WAVE System become less efficient because parallel processing is impossible in terms of hardware and software. In this paper, we propose algorism to find the starting position of the matrix table. Also, when bit operation algorithm of scrambler and algorithms for matrix table, algorithm used to find starting position of the matrix table were compared with the performance as 8 bit, 16bit, 32 bit processing units. As a result, the number of processing times per second could be done 2917.8 times more in an 8-bit, 5432.1 times in a 16-bit, 10277.8 times in a 32 bit. Therefore, algorithm to find the starting position of the matrix table improves the speed of the scrambler in the WAVE and the receiving speed of a variety of information gathering and precision over the Vehicle to Infra or Vehicle to Vehicle in the Intelligent Transport Systems.

A 1.8V 50-MS/s 10-bit 0.18-um CMOS Pipelined ADC without SHA

  • Uh, Ji-Hun;Kim, Won-Myung;Kim, Sang-Hun;Jang, Young-Chan
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2011.05a
    • /
    • pp.143-146
    • /
    • 2011
  • A 50-MS/s 10-bit pipelined ADC with 1.2Vpp differential input range is proposed in this paper. The designed pipelined ADC consists of eight stage of 1.5bit/stage, one stage of 2bit/stage, digital error correction block, bias & reference driver, and clock generator. 1.5bit/stage is consists of sub-ADC, DAC and gain stage, Specially, a sample-and hold amplifier (SHA) is removed in the designed pipelined ADC to reduce the hardware and power consumption. Also, the proposed bootstrapped switch improves the Linearity of the input analog switch and the dynamic performance of the total ADC. The reference voltage was driven by using the on-chip reference driver without external reference. The proposed pipelined ADC was designed by using a 0.18um 1-poly 5-metal CMOS process with 1.8V supply. The total area including the power decoupling capacitor and power consumption are $0.95mm^2$ and 60mW, respectively. Also, the simulation result shows the ENOB of 9.3-bit at the Nyquist sampling rate.

  • PDF

A Two-Dimensional Code for Bit Patterned Magnetic Recording Channel (비트 패턴 자기기록 채널을 위한 2차원 변조부호)

  • Kim, Gukhui;Lee, Jaejin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.38A no.9
    • /
    • pp.739-743
    • /
    • 2013
  • In this paper, a two-dimensional (2-D) channel code for magnetic patterned media is proposed. Patterned media records an information bit on a magnetized dot. Since the space between adjacent tracks is narrow in order to increase the storage density, inter-track interference (ITI) and inter-symbol interference (ISI) can be problems. The amplitude of a bit signal can be corrupted by the 2-D ISI. The signal of the bit surrounded by the same value can be especially destructive, i.e. when its value is the same as the values of the eight surrounding bits. The proposed modulation coding scheme improves the decoding performance of patterned media by preventing this worst case and provides a better code rate than conventional channel codes.

Progressive Image Coding using Wavelet Transform (웨이블릿 변환을 이용한 순차적 영상 부호화)

  • Kim, Yong-Yeon
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.9 no.1
    • /
    • pp.33-40
    • /
    • 2014
  • In this paper we propose new image coding using wavelet transform. The new method constructs hierarchical bit plane and progressively transports each bit plane. The Proposed algorithm not only supports multi-resolution, dividing original image into special band and various resolution using Antonini's wavelet basis function but also reduces blocking effects that come into JPEG. In encoding time this algorithm considers each band characters and priority of transport order, and applies to fast search of image.

Design of 32-bit Carry Lookahead Adder Using ENMODL (ENMODL을 이용한 32 비트 CLA 설계)

  • 김강철;이효상;송근호;서정훈;한석붕
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.3 no.4
    • /
    • pp.787-794
    • /
    • 1999
  • This paper presents an ENMODL(enhances NORA MODL) circuit and implements a high-speed 32 bit CLA(carry lookahead adder) with the new dynamic logics. The proposed logic can reduce the area and the Propagation delay of carry because output inverters and a clocking PMOS of second stage can be omitted in two-stage MODL(multiple output domino logic) circuits. The 32-bit CLA is implemented with 0.8um double metal CMOS Process and the carry propagation delay of the adder is about 3.9 nS. The ENMODL circuits can improve the performance in the high-speed computing circuits depending on the degree of recurrence.

  • PDF

Performance of Generalized BER for Hierarchical MPSK Signal (계층적 MPSK 신호에 대한 일반화된 BER 성능)

  • Lee Jae-Yoon;Yoon Dong-Weon;Hyun Kwang-Min;Park Sang-Kyu
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.9C
    • /
    • pp.831-839
    • /
    • 2006
  • In this paper, we present an exact and general expression involving two-dimensional Gaussian Q-functions for the bit error rate (BER) of hierarchical MPSK with I/Q phase and amplitude imbalances over an additive white Gaussian noise (AWGN) channel. First we derive a BER expression for the k-th bit of hierarchical 4, 8, 16-PSK signal constellations when Gray code bit mapping is employed. Then, from the derived k-th bit BER expression, we present the exact and general average BER expression for hierarchical MPSK with I/Q phase and amplitude imbalances. This result can readily be applied to numerical evaluation for various cases of practical interest in an I/Q unbalanced hierarchical MPSK system, because the one- and two-dimensional Gaussian Q-functions can be easily and directly computed usinB commonly available mathematical software tools.

Receive Sensitivity Improvement of Wavelength Division Multiplexing System (파장 분할 다중화 시스템의 수신감도 개선)

  • Kim, Sun-Youb;Park, Hyoung-Keun
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.3
    • /
    • pp.579-585
    • /
    • 2006
  • In this study, we analysis an optical receivers using the optical preamplifier in a spectrum-sliced WDM systems. The average numbers of photons/bit, for an $10^{-9}$ error probability, counts using the OOK and FSK transmission. As a result, the theoretical sensitivity for PIN receiver and optical preamplifier receiver are approximately $9.2\times10^4\;and\;7.2\times10^2$ in the m=20, respectively. Also, the average numbers of photons/bit, for and given error probability, theoretical receiver sensitivity for Gaussian method and k-square method are approximately $9\times10^2\;and\;2.16\times10^2$ in the m=40, respectively. And the average numbers of photons/bit, for an given error probability, theoretical receiver sensitivity, OOK and FSK transmission are approximately $1.9\times10^2\;and\;3.1\times10^2$ in the m=20, respectively.

Enhanced Anti-Collision Protocol for Identification Systems: Binary Slotted Query Tree Algorithm

  • Le, Nam-Tuan;Choi, Sun-Woong;Jang, Yeong-Min
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.36 no.9B
    • /
    • pp.1092-1097
    • /
    • 2011
  • An anti-collision protocol which tries to minimize the collision probability and identification time is the most important factor in all identification technologies. This paper focuses on methods to improve the efficiency of tag's process in identification systems. Our scheme, Binary Slotted Query Tree (BSQT) algorithm, is a memoryless protocol that identifies an object's ID more efficiently by removing the unnecessary prefixes of the traditional Query Tree (QT) algorithm. With enhanced QT algorithm, the reader will broadcast 1 bit and wait the response from the tags but the difference in this scheme is the reader will listen in 2 slots (slot 1 is for 0 bit Tags and slot 2 is for 1 bit Tags). Base on the responses the reader will decide next broadcasted bit. This will help for the reader to remove some unnecessary broadcasted bits which no tags will response. Numerical and simulation results show that the proposed scheme decreases the tag identification time by reducing the overall number of request.