• 제목/요약/키워드: 3D topology

검색결과 254건 처리시간 0.027초

A Single-Pole, Eight-Throw, Radio-Frequency, MicroElectroMechanical Systems Switch for Multi-Band / Multi-Mode Front-End Module

  • Kang, Sung-Chan;Kim, Hyeon-Cheol;Chun, Kuk-Jin
    • 센서학회지
    • /
    • 제20권2호
    • /
    • pp.77-81
    • /
    • 2011
  • This paper presents a single-pole eight-throw(SP8T) switch based on proposed a radio-frequency(RF) microelectromechanical systems (MEMS) switches. The proposed switch was driven by a double stop(DS) comb drive, with a lateral resistive contact. Additionally, the proposed switch was designed to have tapered signal line and bi-directionally actuated. A forward actuation connects between signal lines and contact part, and the output becomes on-state. A reverse actuation connects between ground lines and contact part, and the output becomes off-state. The SP8T switch of 3-stage tree topology was developed based on an arrangement of the proposed RF MEMS switches. The developed SP8T switch had an actuation voltage of 12 V, an insertion loss of 1.3 dB, a return loss of 15.1 dB, and an isolation of 31.4 dB at 6 GHz.

D급 증폭기를 위한 제어회로의 설계 (Design methodology of the controller circuit for a highly efficient class D Amplifiers)

  • 이종규;송필재
    • 한국조명전기설비학회:학술대회논문집
    • /
    • 한국조명전기설비학회 2006년도 춘계학술대회 논문집
    • /
    • pp.407-409
    • /
    • 2006
  • This paper presents the methods of designing the control circuits for a Class D amplifier to have a peak performance. The proposed approach is based on the three functional components - a carrier generator, a feedback circuit and a dead-time circuit. First the analog signal is applied to the controller, which outputs the 3 level PWM waveform. The controller used for this experiment is made of the operational amplifier and the logic circuit. The experimental results show that the control circuit performs with satisfaction and its output is proportional to input audio signal, providing a satisfactory 3 level PWM pattern. From this design methodology, by implementing a proposed control circuit we can achieve the efficient Class D amplifier using the half-bridge, full-bridge or push-pull topology at the output stage.

  • PDF

멀티레벨 인버터 토폴로지의 비교 연구 (Comparative Study on the Characteristics of Multilevel Inverter Topology)

  • 박종제;윤홍민;나승호
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2012년도 전력전자학술대회 논문집
    • /
    • pp.510-511
    • /
    • 2012
  • 최근 전력변환 분야에서 고압 인버터의 요구가 증가함에 따라 국내외 Drive 업체에서 멀티레벨 인버터에 대한 관심이 커지고 있다. 특히, 현재 LS산전에서 양산되고 있는 Cascaded H-Bridge(이하 CHB) Type의 멀티레벨 인버터와 더불어 1981년 Nabae 교수에 의해 처음 제안된 3-Level Neutral Point Clamped(이하 NPC) Type의 멀티레벨 인버터는 최근 그 성능 및 신뢰성에 대한 검증이 많이 이루어 졌으며 경쟁사인 ABB/YASKAWA/TMEIC사(社) 등에서 실제 제품화가 되고 있다. 본 논문에서는 현재 LS산전에서 개발중인 3-Level NPC 인버터 기반의 5-Level NPC 인버터의 System 최적화를 위해 양산중인 CHB Type의 멀티레벨 인버터와 그 특성을 비교하여 해당 인버터 개발에 대한 타당성을 검증하였다.

  • PDF

실내공간을 위한 기반 Syntax 접근성 분석 알고리즘 (Syntax-based Accessibility Analysis Algorithm for Indoor Spaces)

  • 김혜영;전철민
    • 한국GIS학회:학술대회논문집
    • /
    • 한국GIS학회 2007년도 추계학술대회
    • /
    • pp.247-256
    • /
    • 2007
  • 접근성은 주로2차원 네트워크를 기반으로 도시나 교통문제 등에 적용되어왔다. 그러나 대규모 복합 건물들이 생겨나면서 접근성과 같은 계량적인 측정이 요구된다. 따라서 본 연구에서는 3차원 공간에서의 접근성을 산출하는 방법을 제안하고 기존의 전통적인 Space Syntax에서의 접근성 산출방법과 이를 3차원 공간 내에 적용하기 위한 새로운 방법을 제안한다. 본래 Space syntax는 거리나 시간과 같은 비용을 고려하지 않은 토폴로지 기반의 이론이지만,본 연구에서는 공간간 거리,층간 이동 등의 부하를 고려함으로써 공간의 깊이를 산출하였다. 개발된 방법은 캠퍼스 건물모델에 적용하여 비교 분석하였다.

  • PDF

횡단류 제트 와류구조의 3차원 토폴로지 (Three Dimensional Topology of Vortical Structure of a Round Jet in Cross Flow)

  • 신대식;김경천
    • 대한기계학회논문집B
    • /
    • 제23권7호
    • /
    • pp.918-927
    • /
    • 1999
  • In the fully developed internal flow fields, there are complex transition flows caused by interaction of the cross flow and jet when jet is Injected Into the flow. These interactions are studied by means of the flow visualization methods. An instantaneous laser tomographic method is used to reveal the physical mechanism and the structure of vortices formation in the branch pipe flow. The velocity range of cross flow of the pipe is 0.7m/s and the corresponding Reynolds number $R_{cf}$, based on the duct height is $5.6{\times}10^3$, diameter/height ratios(d/H) 0.14 and velocity ratios 3.0. Oil mist with the size of $10{\mu}m$ diameter is used for the scattering particle. The instantaneous topological features of the vortex ring roll-up of the jet shear layer and characteristics of this flow are studied in detail by performing flow visualization in rectangular duct flow. It is found that the formation and roll-up of ring vortices is a periodic phenomenon. The detailed topology of the vortices in the near field of a cross -flow jet and the mechanism associated with them give enforced hints of vortex breakdown within the vortex system due to the interaction of the jet and the cross-flow.

GaN FET을 이용한 토템폴 구조의 브리지리스 부스트 PFC 컨버터 (Totem-pole Bridgeless Boost PFC Converter Based on GaN FETs)

  • 장바울;강상우;조보형;김진한;서한솔;박현수
    • 전력전자학회논문지
    • /
    • 제20권3호
    • /
    • pp.214-222
    • /
    • 2015
  • The superiority of gallium nitride FET (GaN FET) over silicon MOSFET is examined in this paper. One of the outstanding features of GaN FET is low reverse-recovery charge, which enables continuous conduction mode operation of totem-pole bridgeless boost power factor correction (PFC) circuit. Among many bridgeless topologies, totem-pole bridgeless shows high efficiency and low conducted electromagnetic interference performance, with low cost and simple control scheme. The operation principle, control scheme, and circuit implementation of the proposed topology are provided. The converter is driven in two-module interleaved topology to operate at a power level of 5.5 kW, whereas phase-shedding control is adopted for light load efficiency improvement. Negative bias circuit is used in gate drivers to avoid the shoot-through induced by high speed switching. The superiority of GaN FET is verified by constructing a 5.5 kW prototype of two-module interleaved totem-pole bridgeless boost PFC converter. The experiment results show the highest efficiency of 98.7% at 1.6 kW load and an efficiency of 97.7% at the rated load.

$0.18{\mu}m$ CMOS공정을 이용한UWB LNA (A Design on UWB LNA for Using $0.18{\mu}m$ CMOS)

  • 황인용;정하용;박찬형
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2008년도 하계종합학술대회
    • /
    • pp.567-568
    • /
    • 2008
  • 본 논문에서는 CMOS $0.18\;{\mu}m$ 공정을 이용하여 UWB LNA를 설계하였다. UWB LNA $3{\sim}5GHz$의 대역 에서 전력이득은 12-15 dB, 잡음지수는 5 dB이하, 그리고 입력과 출력의 반사손실은 10 dB 이하의 특성을 보이도록 하였다. 캐스코드 구조를 이용하여 잡음을 억제하고 이득을 향상시켰으며, 입력매칭에 공통 게이트 증폭기를 이용하여 대역폭을 증가시켰다.

  • PDF

A 0.18-μm CMOS UWB LNA Combined with High-Pass-Filter

  • Kim, Jeong-Yeon;Kim, Chang-Wan
    • Journal of electromagnetic engineering and science
    • /
    • 제9권1호
    • /
    • pp.7-11
    • /
    • 2009
  • An Ultra-WideBand(UWB) Low-Noise Amplifier(LNA) is proposed and is implemented in a $0.18-{\mu}m$ CMOS technology. The proposed UWB LNA provides excellent wideband characteristics by combining a High-Pass Filter (HPF) with a conventional resistive-loaded LNA topology. In the proposed UWB LNA, the bell-shaped gain curve of the overall amplifier is much less dependent on the frequency response of the HPF embedded in the input stage. In addition, the adoption of fewer on-chip inductors in the input matching network permits a lower noise figure and a smaller chip area. Measurement results show a power gain of + 10 dB and an input return loss of more than - 9 dB over 2.7 to 6.2 GHz, a noise figure of 3.1 dB at 3.6 GHz and 7.8 dB at 6.2 GHz, an input PldB of - 12 dBm, and an IIP3 of - 0.2 dBm, while dissipating only 4.6 mA from a 1.8-V supply.

삼차원 유한요소의 자동생성 (2) -사면체 옥트리로부터의 유한요소 생성- (Automatic Generation of 3-D Finite Element Meshes: Part(II) -Mesh Generation from Tetrahedron-based Octree-)

  • 정융호;이건우
    • 대한기계학회논문집
    • /
    • 제19권3호
    • /
    • pp.647-660
    • /
    • 1995
  • Given the tetrahedron-based octree approximation of a solid as described in part(I) of this thesis, in this part(II) a systematic procedure of 'boundary moving' is developed for the fully automatic generation of 3D finite element meshes. The algorithm moves some vertices of the octants near the boundary onto the exact surface of a solid without transforming the topology of octree leaf elements. As a result, the inner octree leaf elements can be used as exact tetrahedral finite element meshes. In addition, as a quality measure of a tetrahedral element, 'shape value' is propopsed and used for the generation of better finite elements during the boundary moving process.

23GHz대 저잡음 증폭기의 제작기술에 관한 연구 (A study on the fabrication techologies for the 23GHz LNAs)

  • 안동식;장동표
    • 전자공학회논문지D
    • /
    • 제34D권3호
    • /
    • pp.9-16
    • /
    • 1997
  • A 23GHz 1-stage LNA was designed by using new topology of coupled line type with EEsof softwares and modified by using MPIE numerical analysis. The parallel coupled filter-type matching sections give impedance matching and DC blocking simultaneously, and have small discontinuities. This matching scheme has simple structure in the design process and give small error. The EFT chip was directly attached to the ground metal. The designed LAN gives 6.2dB gain and 2.5dB noise figure without considering the loss of connectors. Through these results, it was verified that our design process, matching schemes and fabrication technologies was valied for developing 20GHz-band LNA.

  • PDF