• Title/Summary/Keyword: 3단자 전자소자

Search Result 6, Processing Time 0.017 seconds

Design and Simulation Study on Three-terminal Graphene-based NEMS Switching Device (그래핀 기반 3단자 NEMS 스위칭 소자 설계 및 동작 시뮬레이션 연구)

  • Kwon, Oh-Kuen;Kang, Jeong Won;Lee, Gyoo-Yeong
    • Asia-pacific Journal of Multimedia Services Convergent with Art, Humanities, and Sociology
    • /
    • v.8 no.6
    • /
    • pp.939-946
    • /
    • 2018
  • In this work, we present simple schematics for a three-terminal graphene-based nanoelectromechanical switch with the vertical electrode, and we investigated their operational dynamics via classical molecular dynamics simulations. The main structure is both the vertical pin electrode grown in the center of the square hole and the graphene covering on the hole. The potential difference between the bottom gate of the hole and the graphene of the top cover is applied to deflect the graphene. By performing classical molecular dynamic simulations, we investigate the nanoelectromechanical properties of a three-terminal graphene-based nanoelectromechanical switch with vertical pin electrode, which can be switched by the externally applied force. The elastostatic energy of the deflected graphene is also very important factor to analyze the three-terminal graphene-based nanoelectromechanical switch. This simulation work explicitly demonstrated that such devices are applicable to nanoscale sensors and quantum computing, as well as ultra-fast-response switching devices.

Design of RF Receiver using Independent-Gate-Mode Double-Gate MOSFET (Independent-Gate-Mode Double-Gate MOSFET을 이용한 RF Receiver 설계)

  • Jeong, Na-Rae;Kim, Yu-Jin;Yun, Ji-Sook;Park, Sung-Min;Shin, Hyung-Soon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.10
    • /
    • pp.16-24
    • /
    • 2009
  • Independent-gate-mode double-gate(IGM-DG) MOSFET overcomes the limitation of 3-terminal device structure, and enables to operate with different voltages for front-gate and back-gate. Therefore, circuit designs becomes not only simple, but also area-efficient due to the controllability of the 4th terminal provided by IGM-DG MOSFETs. In this paper, an RF receiver utilizing IGM-DG MOSFETs is presented and also, the circuit performance is verified by the HSPICE simulations. Besides, the circuit analysis and optimization are performed for various IGM-DG characteristics.

The Improvement in Properties of $SnO_2-Si $ Heterojunction Solar Cells ($SnO_2-Si $ 이중접합 태양전지의 특성개선)

  • 이#한;송정섭
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.17 no.6
    • /
    • pp.65-71
    • /
    • 1980
  • The Sn O2-Si Heterojunction sola cells are Prepared by vacuum deposition of SnO2 on N- and P-type Si - wafers arts the effects of annealing on the Solar cell characteiistics are presented. The existence of optimumannealins temperature for maximum open-circuit voltage and short - circuit current of the solar cell is observed. The optimum tomperature, when low resistivity (7- 2.3 [$\Omega$.cm]) P-and N-type Si -wafers are used, is 500 [$^{\circ}C$] End 400 [$^{\circ}C$] when high resistivity[41-58 [$\Omega$.cm]) P-type Si-wafers are used.

  • PDF

A Low Power Antenna Switch Controller IC Adopting Input-coupled Current Starved Ring Oscillator and Hardware Efficient Level Shifter (입력-결합 전류 제한 링 발진기와 하드웨어 효율적인 레벨 시프터를 적용한 저전력 안테나 스위치 컨트롤러 IC)

  • Im, Donggu
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.1
    • /
    • pp.180-184
    • /
    • 2013
  • In this paper, a low power antenna switch controller IC is designed using a silicon-on-insulator (SOI) CMOS technology. To improve power handling capability and harmonic distortion performance of the antenna switch, the proposed antenna switch controller provides 3-state logic level such as +VDD, GND, and -VDD for the gate and body of switch of FETs according to decoder signal. By employing input-coupled current ring oscillator and hardware efficient level shifter, the proposed controller greatly reduces power consumption and hardware complexity. It consumes 135 ${\mu}A$ at a 2.5 V supply voltage in active mode, and occupies $1.3mm{\times}0.5mm$ in area. In addition, it shows fast start-up time of 10 ${\mu}s$.

Design of Cold-junction Compensation and Disconnection Detection Circuits of Various Thermocouples(TC) and Implementation of Multi-channel Interfaces using Them (다양한 열전쌍(TC)의 냉점보상과 단선감지 회로설계 및 이를 이용한 다채널 인터페이스 구현)

  • Hyeong-Woo Cha
    • Journal of IKEEE
    • /
    • v.27 no.1
    • /
    • pp.45-52
    • /
    • 2023
  • Cold-junction correction(CJC) and disconnection detection circuit design of various thermocouples(TC) and multi-channel TC interface circuit using them were designed. The CJC and disconnection detection circuit consists of a CJC semiconductor device, an instrumentation amplifier(IA), two resistors and a diode for disconnection detection. Based on the basic circuit, a multi-channel interface circuit was also implemented. The CJC was implemented using compensation semiconductor and IA, and disconnection detection was detected by using two resistor and a diode so that IA input voltage became -0.42V. As a result of the experiment using R-type TC, the error of the designed circuit was reduced from 0.14mV to 3㎶ after CJC in the temperature range of 0℃ to 1400℃. In addition, it was confirmed that the output voltage of IA was saturated from 88mV to -14.2V when TC was disconnected from normal. The output voltage of the designed circuit was 0V to 10V in the temperature range of 0℃ to 1400℃. The results of the 4-channel interface experiment using R-type TC were almost identical to the CJC and disconnection detection results for each channel. The implemented multi-channel interface has a feature that can be applied equally to E, J, K, T, R, and S-type TCs by changing the terminals of CJC semiconductor devices and adjusting the IA gain.

Radio Frequency Circuit Module BGA(Ball Grid Array) (Radio Frequency 회로 모듈 BGA(Ball Grid Array) 패키지)

  • Kim, Dong-Young;Jung, Tae-Ho;Choi, Soon-Shin;Jee, Yong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.37 no.1
    • /
    • pp.8-18
    • /
    • 2000
  • We presented a BGA(Ball Grid Array) package for RF circuit modules and extracted its electrical parameters. As the frequency of RF system devices increases, the effect of its electrical parasitics in the wireless communication system requires new structure of RF circuit modules because of its needs to be considered of electrical performance for minimization and module mobility. RF circuit modules with BGA packages can provide some advantages such as minimization, shorter circuit routing, and noise improvement by reducing electrical noise affected to analog and digital mixed circuits, etc. We constructed a BGA package of ITS(Intelligent Transportation System) RF module and measured electrical parameters with a TDR(Time Domain Reflectometry) equipment and compared its electrical parasitic parameters with PCB RF circuits. With a BGA substrate of 3${\times}$3 input and output terminals, we have found that self capacitance of BGA solder ball is 68.6fF, and self inductance 146pH, whose values were reduced to 34% and 47% of the value of QFP package structure. S11 parameter measurement with a HP4396B Network Analyzer showed the resonance frequency of 1.55GHz and the loss of 0.26dB. Routing length of the substrate was reduced to 39.8mm. Thus, we may improve electrical performance when we use BGA package structures in the design of RF circuit modules.

  • PDF