• Journal of the Korea Computer Graphics Society
• /
• v.29 no.3
• /
• pp.59-67
• /
• 2023

This paper proposes a 3D animated body profile using 3D body scanning and motion capture devices. Users can create their own personalized body profiles with animation by performing 3D scans for a predetermined set of poses. To achieve this, a template animation was obtained through motion capture for a series of poses, and the acquired 3D scan data from users was mapped to the key poses of the animation using Pose-space deformer. The resulting 3D animated body profiles provide users with greater satisfaction compared to traditional static 2D images or 3D scan data.

• Proceedings of the Korean Information Science Society Conference
• /
• 2000.04b
• /
• pp.643-645
• /
• 2000

This paper puts emphasis on navigation in virtual environment, which is one of the major interfaces for the interactivity between human and virtual environment in virtual reality circumstances and worlds. It proposes a new navigation method: 2d Map-Based navigation, which prevents user's spatial lost in 3D Virtual Environment. The 2D Map-Based Navigation is composed of three major processes, Constant Velocity Navigation, Collision Detection and Avoidance, and Path Adjustment. The 2D Map-Based Navigation can reduce user's difficulties and improve user's sense of presence and reality in the virtual environments. The experiment study proved that the 2D Map-Based Navigation is a very natural, straightforward and useful navigation interface in the virtual environment.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.43 no.2 s.344
• /
• pp.24-33
• /
• 2006

The effective geometry processing IP architecture for mobile SoC that has real time 3D graphics acceleration performance in mobile information system is proposed. Base on the proposed IP architecture, we design the floating point arithmetic unit needed in geometry process and the floating point geometry processor supporting the 3D graphic international standard OpenGL-ES. The geometry processor is implemented by 160k gate area in a Xilinx-Vertex FPGA and we measure the performance of geometry processor using the actual 3D graphic data at 80MHz frequency environment The experiment result shows 1.5M polygons/sec processing performance. The power consumption is measured to 83.6mW at Hynix 0.25um CMOS@50MHz.

• Journal of Computational Design and Engineering
• /
• v.2 no.1
• /
• pp.47-54
• /
• 2015

In recent years, 3D printers have become popular as a means of outputting geometries designed on CAD or 3D graphics systems. However, the complex user interfaces of standard 3D software can make it difficult for ordinary consumers to design their own objects. Furthermore, models designed on 3D graphics software often have geometrical problems that make them impossible to output on a 3D printer. We propose a novel AR (augmented reality) 3D modeling system with an air-spray like interface. We also propose a new data structure (octet voxel) for representing designed models in such a way that the model is guaranteed to be a complete solid. The target shape is based on a regular polyhedron, and the octet voxel representation is suitable for designing geometrical objects having the same symmetries as the base regular polyhedron. Finally, we conducted a user test and confirmed that users can intuitively design their own ornaments in a short time with a simple user interface.

• Proceedings of the KSRS Conference
• /
• 2008.10a
• /
• pp.274-276
• /
• 2008

At the stage of content convergence into cell phone, technologies for geo-spatial information sharing and searching are being developed. Currently, 2D portable navigation map for mobile navigation is provided by communication companies, but geobrowers for 3D geo-information in cell phone are under developing. In this study, 3D feature transformation among X3D-M3G-KML, on mobile and web environments, is dealt with as the first stage for the further mobile 3D web application. As well, it is possible to real-time interoperable 3D geo-information exchange issues within both environments.

• 한국HCI학회:학술대회논문집
• /
• 2009.02a
• /
• pp.996-1000
• /
• 2009

There can be three objectives why we apply 3D graphics in TV interface. First, inevitable usability. 3D space is the most inevitable way for product-user interaction deviating from the current aesthetic or technical purpose of use. Second, enhance emotional satisfaction by merging interface into real life. Beyond digilog(analog+digital), we wanted users to naturally use the interface as if they are using everyday objects. And in order to do this properly, we analyzed the behaviors of users how they use their everyday objects and then analyzed the attributes beyond each behavior. Third, capaticy for enourmous contents of the incorporated TV. The most efficient way to display enormous amounts of contents in a limited screen is 3D. And that 3D space gives us almost unlimited capacity in accepting contents. Now to conclude, using 3D graphics for TV interface has significance in many ways but the issue is how we can maintain the 3D effects while customizing them into real products.

• Journal of the Korean Society of Industry Convergence
• /
• v.7 no.2
• /
• pp.173-179
• /
• 2004

In this paper, we developed a Windows NT version off-line programming system which can simulate a track vehicle model in 3D graphics space. The track vehicle was adopted as an objective model. The interface between users and the off-line program system in the Windows NT's graphic user interface environment was also studied. The developing language is Microsoft Visual C++. Graphic libraries, OpenGL, by Silicon Graphics, Inc. were utilized for 3D Graphics.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.17 no.8
• /
• pp.1891-1898
• /
• 2013

To efficiently execute 3D graphic APIs, such as OpenGL and Direct3D, special purpose arithmetic unit(SFU) which supports floating-point sine, cosine, reciprocal, inverse square root, base-two exponential, and logarithmic operations is designed. The SFU uses second order minimax approximation method and lookup table method to satisfy both error less than 2 ulp(unit in the last place) and high speed operation. The designed circuit has about 2.3-ns delay time under 65nm CMOS standard cell library and consists of about 23,300 gates. Due to its maximum performance of 400 MFLOPS and high accuracy, it can be efficiently applicable to mobile 3D graphics application.

• Journal of KIISE:Computer Systems and Theory
• /
• v.34 no.1
• /
• pp.10-18
• /
• 2007

Mobile communication devices such as PDAs, cellular phones, etc., need to perform several kinds of computation-intensive functions including H.264 encoding/decoding and 3D graphics processing. In this paper, new reconfigurable architecture is described, which can perform either motion estimation for H.264 or rendering for 3D graphics. The proposed motion estimation techniques use new efficient SAD computation ordering, DAU, and FDVS algorithms. The new approach can reduce the computation by 70% on the average than that of JM 8.2, without affecting the quality. In 3D rendering, midline traversal algorithm is used for parallel processing to increase throughput. Memories are partitioned into 8 blocks so that 2.4Mbits (47%) of memory is shared and selective power shutdown is possible during motion estimation and 3D graphics rendering. Processing elements are also shared to further reduce the chip area by 7%.

• Journal of IKEEE
• /
• v.13 no.2
• /
• pp.253-259
• /
• 2009

In this paper, we propose a novel architecture of a general graphics shader processor without a dedicated hardware. Recently, mobile devices require the high performance graphics processor as well as the small size, low power. The proposed shader processor is a GP-GPU(General-Purpose computing on Graphics Processing Units) to execute the whole OpenGL ES 2.0 graphics pipeline by using shader instructions. It does not require the separate dedicate H/W such as rasterization on this fully programmable capability. The fully programmable 3D graphics shader processor can reduce much of the graphics hardware. The chip size of the designed shader processor is reduced 60% less than the sizes of previous processors.