Browse > Article

A Design of Floating-Point Geometry Processor for Embedded 3D Graphics Acceleration  

Nam Ki hun (Dpet. Of Computer Science SeoKyeong Univ.)
Ha Jin Seok (Dept. of Computer Engineering SeoKyeong Univ.)
Kwak Jae Chang (Dept. of Computer Science SeoKyeong Univ.)
Lee Kwang Youb (Dept. of Computer Engineering SeoKyeong Univ.)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.43, no.2, 2006 , pp. 24-33 More about this Journal
Abstract
The effective geometry processing IP architecture for mobile SoC that has real time 3D graphics acceleration performance in mobile information system is proposed. Base on the proposed IP architecture, we design the floating point arithmetic unit needed in geometry process and the floating point geometry processor supporting the 3D graphic international standard OpenGL-ES. The geometry processor is implemented by 160k gate area in a Xilinx-Vertex FPGA and we measure the performance of geometry processor using the actual 3D graphic data at 80MHz frequency environment The experiment result shows 1.5M polygons/sec processing performance. The power consumption is measured to 83.6mW at Hynix 0.25um CMOS@50MHz.
Keywords
3D Graphics accelerator; Floating-Point Unit; Geometry processor;
Citations & Related Records
연도 인용수 순위
  • Reference
1 F. Arakawa, O. Nishii, K. Uchiyama, and N. Nakayama, 'SH4 RISC multimedia microprocessor,' IEEE Micro, vol. 18, no. 2, pp.26-34, April 1998   DOI   ScienceOn
2 Mesa library, http://www.ssec.wisc.edu/~brianp/Mesa.html
3 Won-Suk Kim, 'The Implementation of Geometry Accelerator Simulator for 3D Graphic Accelerator Hardware Design,' Yonsei Univ., Master Thesis, 2003
4 Ju-Ho Sohn 'Design and Optimization of Geometry Acceleration for Portable 3D Graphics,' KAIST, Master's Thesis, 2003
5 Masatoshi Kameyama, Yoshiyuki Kato, Hitoshi Fujimoto, Hiroyasu Negishi, Yukio Kodama, Yoshitsugu Inoue, Hiroyuki Kawai, '3D graphics LSI core for mobile phone Z3D,' Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware, pp.60-67, 2003
6 Tomas Akenine-Moller, Eric Hainess 'REAL-TIME RENDERING,' Second Edition, AK Peters Natick, Massachusetts.' 2003
7 Hyun-Chul Shin, Jin-Aeon Lee, and Lee-Sup Kim, 'A Hardware Cost Minimized Fast Phong Shader,' IEEE TRANSACTIONS ON VLSI SYSTEMS, Volume 9, Issue 2, pp.297-304, April 2001   DOI   ScienceOn
8 Woo Kyeong Jeong, 'A SIMD-DSP/FPU for High-Performance Embedded Microprocessors,' Phd Thesis, Yonsei University, Dec., 2002
9 J. C. Jeong, W. C. Park, W. Jeong, T. D. Han, M. K. Lee 'A Cost-Effective Pipelined Divider ？with a Small Lookup Table', IEEE Transactions on Computers, pp.489-495. 2004   DOI
10 Michael J, Schulte, Kent E, 'High-Speed Inverse Square Roots,' 14th IEEE Symposium, pp.124-131, 1999   DOI
11 Makoto Awaga, Tatsushi Ohtsuka, Hideki Yoshizawa and Shigeru Sasaki, '3D Graphics Processor Chip Set,' IEEE Micro, pp.37-41, dec., 1995   DOI   ScienceOn
12 M. Woo, J. Neider, T. Davis, D. Shreiner 'OpenGL Programming Manual,' Addison & Wesley, 1997
13 J.D Foley, A. Dam, S. K. Feiner, and J. F. Hughes, 'Computer Graphics Principles and Practice,' Second Edition, Addison-Wesley, 1990