Browse > Article

Reconfigurable Architecture Design for H.264 Motion Estimation and 3D Graphics Rendering of Mobile Applications  

Park, Jung-Ae (한양대학교 전자전기제어계측공학과)
Yoon, Mi-Sun (한양대학교 전자전기제어계측공학과)
Shin, Hyun-Chul (한양대학교 전자컴퓨터공학부)
Publication Information
Journal of KIISE:Computer Systems and Theory / v.34, no.1, 2007 , pp. 10-18 More about this Journal
Abstract
Mobile communication devices such as PDAs, cellular phones, etc., need to perform several kinds of computation-intensive functions including H.264 encoding/decoding and 3D graphics processing. In this paper, new reconfigurable architecture is described, which can perform either motion estimation for H.264 or rendering for 3D graphics. The proposed motion estimation techniques use new efficient SAD computation ordering, DAU, and FDVS algorithms. The new approach can reduce the computation by 70% on the average than that of JM 8.2, without affecting the quality. In 3D rendering, midline traversal algorithm is used for parallel processing to increase throughput. Memories are partitioned into 8 blocks so that 2.4Mbits (47%) of memory is shared and selective power shutdown is possible during motion estimation and 3D graphics rendering. Processing elements are also shared to further reduce the chip area by 7%.
Keywords
Motion Estimation; Motion Compensation; 3B Rendering Accelerator; Reconfigurable Architecture; H.264;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M. Chen, Y. Chiang, H. Li, M. Chi, 'Efficient multi-frame motion estimation algorithms for MPEG-4 AVC/JVT/H.264,' Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on Vol.3, pp. 737-740, May 2004
2 T. Akenine-Moller, E. Haines, 'Real-Time Rendering 2nd Edition,' AK Peters, 2002
3 I. Richardson, 'H.264 and MPEG-4 Video Compression Video Coding for Next-generation Multimedia,' John Wiley & Sons, 2003
4 Viet L. Do, Kenneth Y. Yun, 'A Low-Power VLSI Architecture for Full-Search Block-Matching Motion Estimation,' IEEE Trans on Circuits and Systems for Video Technology, Vol.8, No.4, pp.393-398, Aug. 1998   DOI   ScienceOn
5 http://www.kumnong.co.kr/
6 C. Yoon, R. Woo, J. Kook, S. Lee, K. Lee, and H. Yoo, 'An 80/20-MHz 160-mW Multimedia Processor Integrated With Embedded DRAM, MPEG-4 Accelerator, and 3-D Rendering Engine for Mobile Applications,' IEEE Journal of Solid-State Circuits. Vol.36. Nov. 2001
7 S. Yeow Yap, J. V.McCanny, 'A VLSI Architecture for Variable Bloack Size Video Motion Estiamtion,' IEEE Trans on Ciruits and Systems, Vol.51, No.7, pp.384-389, Jul 2004   DOI