• The Transactions of the Korean Institute of Power Electronics
• /
• v.5 no.3
• /
• pp.269-275
• /
• 2000

본 논문에서는 HVDC 응용을 위한 새로운 24-펄스 싸이리스터 컨버터를 제안한다. 제안한 컨버터는 기존의 직렬접속형 12-펄스 컨버터에 저용량의 단상변압기와 2개의 DC Blocking 커패시터 및 2개의 싸이리스터 스위치로 보조회로를 추가하여 구성된다. 이 보조회로의 두 개의 싸이리스터로 출력전류를 재주입함으로써 입력전류뿐만 아니라 출력전압도 24-펄스 특성을 갖게된다. 입력전류와 출력전압의 분석을 통하여 시스템 위상지연각의 전구간에 대한 보조 싸이리스터 제어각을 구하여 각 소자의 용량을 계산한다. 또한 모의실험 및 실험을 통하여 본 논문에서 제안한 방식의 원리를 입증한다.

• Journal of Advanced Marine Engineering and Technology
• /
• v.38 no.7
• /
• pp.916-922
• /
• 2014

Diode rectifiers have been widely used for an AC to DC converter. But a big problem is that they include large harmonics components in the input currents. A 12-pulse configuration with phase shifting transformer is useful for reducing them. however, it still includes the ($12{\pm}1$)th (m; integer) harmonics in the input currents. In this paper, we propose a single-phase square wave auxiliary voltage supply which is inserted in the middle DC bus. It reduces harmonics especially the 11th and 13th and the harmonic characteristic becomes almost equivalent to a 24-pulse rectifier. Theoretical analysis of the combined 12-pulse diode rectifier with the auxiliary supply is presented and a control method of the auxiliary supply is proposed. The reduction in the input current harmonics is verified by simulation using software PSIM.

• Proceedings of the KIEE Conference
• /
• 2002.07d
• /
• pp.2577-2579
• /
• 2002

In this paper, we describe a CMOS DC-DC converter with a variable output voltage(8-12V @100mA) for a portable battery-operated system applications. The proposed DC-DC converter is used along with a Pulse-Frequency Modulation (PFM) method and consists of a reference circuit, a feedback resistor, a controller, and an internal oscillator. The integrated DC-DC converter with two external passive components(L.C) has been designed and fabricated on a 0.6${\mu}m$ 2-poly, 3-metal CMOS process and could be applied to the Personal Digital Assistants(PDA), Cellular Phone, Laptop Computer, etc.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.54 no.12
• /
• pp.622-628
• /
• 2005

This paper is given a full detail of mathematical analyses of input current and output voltage for a novel active type power factor correction (PFC) converter. These are compared with harmonics components of input current for a conventional PFC converter. The proposed PFC converter is constructed in using a new loss-less snubber circuit to achieve a soft switching of control device. Also the proposed converter for discontinuous conduction mode (DCM) eliminates the complicated circuit control requirement and reduces the size of components. The input current waveform in the proposed converter is got to be a sinusoidal form of discontinuous pulse in proportion to magnitude of ac input voltage under the constant duty cycle switching. Therefore, input power factor is nearly unity and the control method is simple. Particularly, the stored energy of loss-less snubber capacitor is recovered with input side and increases input current from resonant operation. The result is that input power factor of the proposed converter is higher than that of conventional PFC converter. Some simulative results on computer and experimental results are included to confirm the validity of the analytical results.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.4 no.5
• /
• pp.423-432
• /
• 1999

This paper proposes a 12­pulse diode rectifier system with low kVA components suitable for powering switch mode power supplies or ac/dc converter applications. The proposed 12-pulse system employs a polyphase transformer, a zero sequence blocking transformer (ZSBT) in the dc link, and an interphase transformer. Results produce near equal leakage inductance in series with each diode rectifier bridge ensuring equal current sharing and performance improvements, The utility input currents and the voltage across the ZSBT are analyzed the kVA rating of each component in the proposed system is computed. The 5th , 7th , 17th and 19th harmonics are eliminated in the input line currents resulting in clean input power. The dc link voltage magnitude generated by the proposed rectifier system is nearly identical to a conventional to a conventional 6-pulse system. The proposed system is suitable to retrofit applications as well as in new PWM drive systems. Simulation and experimental results from a 208V , 10kVA system are shown.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.12 no.3
• /
• pp.114-123
• /
• 1998

The multi-resonant converter(MRC) minimizes a parasitic oscillation by using the resonant tank circuit absorbed parasitic reactances existing in a converter circuit. So it si possible that the converter operated at a high frequency has a high efficiency because the losses are reduced. Such a MHz high frequency applications provide a high power density [W/inch3] of the converter. But the resonant voltage stress across a switch of the resonant tank circuit is 4~5 times a input voltage. This h호 voltage stress increases the conduction loss because of on-resistance of a MOSFET with higher rating. Thus, in this paper we proposed the alternated multi-resonant converter (AT MRC) differ from the clamp mode multi-resonant converter and applicated it to the forward MRC. The AT forward MRC can reduce the voltage stress to 2~3 times a input voltage by using two series input capacitor. The control circuit is simple because tow resonant switches are driven directly by the output pulse of the voltage controled oscillator. This circuit type is verified through the experimental converter with 48V input voltage, 5V/50W output voltage/power and PSpice simulation. the measured maximum voltage stress is 170V of 2.9 times the input voltage and the maximum efficiency of 81.66% is measured.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.48 no.5
• /
• pp.278-285
• /
• 1999

This paper proposes new 12 and 24-pulse rectifier systems using an open-delta auto-connected transformer. This approach employs two static converters to operate it at higher than utility line frequencies and to provide multi-pulse operation. By operating magnetic components at a higher frequency, higher power density can be achieved. A unique feature of the proposed approach is that the magnetic components for the dc-side are also exposed to a higher frequency and these components too are reduced in size. The switching frequency and its harmonic components are absent in the utility input line current. The VA ratings of the transformer and static converter are 0.236/0.292 [pu] and 0.11/0.18 [pu] in 12 and 24-pulse rectifier system, respectively. A finer grade of steel or alternatives can be deployed to increase performance and reduce size further. Analysis, simulations, simulations, design example, and experimental results for a 480[V], 10{kVA] prototype system are presented.

• Journal of Korea Society of Industrial Information Systems
• /
• v.20 no.1
• /
• pp.1-7
• /
• 2015

In this paper, a 12-bit high resolution, power and area efficiency hybrid digital pulse width modulator (DPWM) with process and temperature (PT) calibration has been proposed for digital controlled DC-DC converters. The hybrid structure of DPWM combines a 6-bit differential tapped delay line ring-mux digital-to-time converter (DTC) schema and a 6-bit counter-comparator DTC schema, resulting in a power and area saving solution. Furthermore, since the 6-bit differential delay line ring oscillator serves as the clock to the high 6-bit counter-comparator DTC, a high frequency clock is eliminated, and the power is significantly saved. In order to have a simple delay cell and flexible delay time controllability, a voltage controlled inverter is adopted to build the deferential delay cell, which allows fine-tuning of the delay time. The PT calibration circuit is composed of process and temperature monitors, two 2-bit flash ADCs and a lookup table. The monitor circuits sense the PT (Process and Temperature) variations, and the flash ADC converts the data into a digital code. The complete circuits design has been verified under different corners of CMOS 0.18um process technology node.

• Journal of the Korean Society of Industry Convergence
• /
• v.22 no.3
• /
• pp.373-379
• /
• 2019

Nowadays, the IoT portable electronic devices have become more useful and diverse, so they require various supply voltage levels to operate. This paper presents a DC-DC buck converter with pulse width modulation (PWM) for portable electronic devices. The proposed step-down DC-DC converter consists of passive elements such as capacitors, inductors, and resistors and an integrated chip (IC) for signal control to reduce power consumption and improves ripple voltage with the resolution. The proposed DC-DC converter is simulated and analyzed in PSPICE circuit design platform, and implemented on the prototype PCB board with a Texas Instruments LM5165 IC. The proposed buck converter is showed 92.6% of peak efficiency including a load current range of 4-10 mA, 3.29 mV of the voltage ripple at 5 V output voltage for the supply voltage 12 V. Measured and Simulated power efficiency are made good agreement with each other.

• Journal of Power Electronics
• /
• v.12 no.2
• /
• pp.249-257
• /
• 2012

An interleaved PWM converter is proposed to implement the features of zero voltage switching (ZVS), load current sharing and ripple current reduction. The proposed converter includes two ZVS converters with a common clamp capacitor. With the shared capacitor, the charge balance of the two interleaved parts is automatically regulated under input voltage and load variations. The active-clamping circuit is used to realize the ZVS turn-on so that the switching losses on the power switches are reduced. The ZVS turn-on of all of the switching devices is achieved during the transition interval. The interleaved pulse-width modulation (PWM) operation will reduce the ripple current and the size of the input and output capacitors. The current double rectifier (CDR) is adopted in the secondary side to reduce output ripple current so that the sizes of the output chokes and capacitor are reduced. The circuit configuration, operation principles and design considerations are presented. Finally experimental results based on a 408W (24V/17A) prototype are provided to verify the effectiveness of the proposed converter.