• ICROS
• /
• v.17 no.1
• /
• pp.31-38
• /
• 2011

주파수 영역에서 제어기를 설계하기 위해서는 시스템의 대역폭, 초대 주파수 응답, 저주파에서의 이득, 고주파에서의 이득 감쇄 정도를 고려한다. 또한 나이퀴스트 선도, 보우드 선도 등을 활용하여 폐루프 제어 시스템의 이득여유, 위상 여유를 확보할 수 있도록 한다. 일반적으로 저주파 영역에서는 개루프의 이득이 기준치보다 크도록 하고, 고주파수 영역에서는 기준치보다 작도록 설계를 하며, 폐루프 응답에서 대역폭이 유지되고, 공진피크점의 응답 크기는 1에 비하여 과도하게 크지 않도록 설계를 한다.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.25 no.3
• /
• pp.269-281
• /
• 2014

In this paper, a systematic design of a low phase noise voltage-tuned dielectric resonator oscillator(VTDRO) using loop group delay is proposed. Designed VTDRO is closed-loop type and consists of a cascade connection of a resonator, phase shifter, and amplifier. Firstly, a reference VTDRO is fabricated and its phase noise and electrical frequency tuning range are measured. Both the phase noise and electrical frequency tuning range depend on the loop group delay. Then, a required value of loop group delay for a new VTDRO with a low phase noise can be systematically computed. In addition, its phase noise and electrical frequency tuning range can be theoretically estimated using those obtained from the measurement of the reference VTDRO. When the loop group delay increases, the phase noise decreases and the electrical frequency tuning range also decreases. The former predominantly depends on the resonator structure. Therefore we propose a systematic design procedure of a resonator with high group delay characteristics. The measured loop group delay of the new VTDRO is about 700 nsec. The measured phase noise of the new VTDRO show a state-of-the-art performance of 154.5 dBc/Hz at 100 kHz frequency offset and electrical frequency tuning range of 448 kHz for a voltage change of 0~10V. The oscillation power is about 4.39 dBm.

• Transactions of the Korean Society for Noise and Vibration Engineering
• /
• v.14 no.9 s.90
• /
• pp.801-810
• /
• 2004

Parameter modification of a linear finite element model(FEM) based on modal sensitivity matrix is usually performed through an effort to match FEM modal data to experimental ones. However, there are cases where this method can't be applied successfully; lack of reliable modal data and ill-conditioning of the modal sensitivity matrix constitute such cases. In this research, a novel concept of introducing feedback loops to the conventional modal test setup is proposed. This method uses closed-loop natural frequency data for parameter modification to overcome the problems associated with the conventional method based on modal sensitivity matrix. We proposed the whole procedure of parameter modification using the closed-loop natural frequency data including the modal sensitivity modification and controller design method. Proposed controller design method is efficient in changing modes. Numerical simulation of parameter estimation based on time-domain input/output data is provided to demonstrate the estimation performance of the proposed method.

• Proceedings of the KIEE Conference
• /
• 2001.07d
• /
• pp.2274-2276
• /
• 2001

본 논문에서는 미세 구조물 가공 기술(MEMS)로 제작된 실리콘 자이로스코프를 위한 폐루프 제어기를 주파수 가중 $H_{\infty}$ 제어 기법과 주파수 가중 모델 축소 기법을 이용하여 설계하였다. 실리콘 자이로스코프는 수 kHz 대의 공진 특성을 이용하여 각속도를 측정하는 센서로서, 공진 주파수 영역의 특성이 매우 중요하므로 주파수 영역을 고려하고 공정 오차를 감안한 주파수 가중 $H_{\infty}$ 제어기가 필요하다. 본 논문에서는 고차 강인 제어기의 회로적 구현과 ASIC화가 가능하도록 하기 위해, 주파수 가중 모델 축소 기법을 이용하여 공진 주파수 영역에서 성능을 유지하는 저차 제어기를 설계하였으며, 시뮬레이션을 통해 기존의 제어기 및 고차 제어기와 성능을 비교하였다.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.23 no.5
• /
• pp.613-623
• /
• 2012

In this paper, we present an ultra miniaturized voltage tuned oscillator, with HMIC-type amplifier and phase shifter, using LTCC artificial dielectric resonator. ADR which consists of periodic conductor patterns and stacked layers has a smaller size than a dielectric resonator. The design specification of ADR is obtained from the design goal of oscillator. The structure of the ADR with a stacked circular disk type is chosen. The resonance characteristic, physical dimension and stack number are analyzed. For miniaturization of ADRO, the ADR is internally implemented at the upper part of the LTCC substrate and the other circuits, which are amplifier and phase shifter are integrated at the bottom side respectively. The fabricated ADRO has ultra small size of $13{\times}13{\times}3mm^3$ and is a SMT type. The designed ADRO satisfies the open-loop oscillation condition at the design frequency. As a results, the oscillation frequency range is 2.025~2.108 GHz at a tuning voltage of 0~5 V. The phase noise is $-109{\pm}4$ dBc/Hz at 100 kHz offset frequency and the power is $6.8{\pm}0.2$ dBm. The power frequency tuning normalized figure of merit is -30.88 dB.

• Transactions of the Korean Society for Noise and Vibration Engineering
• /
• v.14 no.10
• /
• pp.955-961
• /
• 2004

A novel concept of feedback loop design for modal test and model updating is proposed. This method uses the closed-loop natural frequency information for parameter modification to overcome the problems associated with the conventional method employing the modal sensitivity matrix. To obtain new modal information from closed-loop system, controllers should be effective in changing modal data while guaranteeing the stability of closed-loop system. But it is very hard to guarantee the stability of the closed-loop system with non-collocated sensor and actuator set. In this research, we proposed a controller called mode-decoupling controller that can change a target mode as much as the designer wants guaranteeing the stability of closed-loop system. This controller can be computed Just using measured open-loop modeshape matrix. A simulation based on time domain input/output data is performed to check the feasibility of proposed control method.