• Transactions of the Korean Society of Mechanical Engineers
• /
• v.12 no.3
• /
• pp.528-533
• /
• 1988

The assignment of boundary conditions for the piston thermal loading analysis in internal combustion engine has been tested using the thermal circuit method with an engine simulation program. In an attempt to examine the accuracy of the employed boundary condition, another thermal boundary condition has been sought for through the electrolytic tank analogue method. Comparison of calculated temperature distributions obtained from these two boundary conditions with measured temperature values reveals that the electrolytic tank analogue method gives excellent agreement. However, the thermal circuit method has been found to be reasonable for practical applications, if modified partially.

• Journal of KSNVE
• /
• v.14 no.2
• /
• pp.46-53
• /
• 2004

압전션트감쇠란 압전재료를 구조물에 부착시키고 간단한 션트회로를 연결시켜 구조물의 진동에너지를 압전재료에서 전기적 에너지로 변환시킨 후 연결된 회로에서 전기에너지를 열 에너지로 소산시킴으로서 구조물의 진동 및 소음을 저감시키는 방법이다. 이 방법은 공진주파수에서 간단한 회로를 사용하여 효과적으로 진동 및 소음을 저감시킬 수 있으며 구조가 간단하고 가격이 저렴하므로 소음진동의 여러분야에 응용이 가능하다. 본 글에서는 압전션트 감쇠의 원리와 단일모드, 다중모드의 감쇠 기법의 이론을 소개한다.(중략)

• Journal of the Microelectronics and Packaging Society
• /
• v.24 no.3
• /
• pp.71-76
• /
• 2017

The electrical behavior and flexibility of the screen printed Ag circuits were investigated with infrared radiation sintering times and sintering temperatures. Electrical resistivity and radio frequency characteristics were evaluated by using the 4 point probe measurement and the network analyzer by using cascade's probe system, respectively. Electrical resistivity and radio frequency characteristics means that the direct current resistance and signal transmission properties of the printed Ag circuit. Flexibility of the screen printed Ag circuit was evaluated by measuring of electrical behavior during IPC sliding test. Failure mode of the Ag printed circuits was observed by using field emission scanning electron microscope and optical microscope. Electrical resistivity of the Ag circuits screen printed on Pl substrate was rapidly decreased with increasing sintering temperature and durations. The lowest electrical resistivity of Ag printed circuit was up to $3.8{\mu}{\Omega}{\cdot}cm$ at $250^{\circ}C$ for 45 min. The crack length arisen within the printed Ag circuit after $10{\times}10^4$ sliding numbers was 10 times longer than that of after $2.5{\times}10^4$ sliding numbers. Measured insertion loss and calculated insertion loss were in good agreements each other. Insertion loss of the printed Ag circuit was increased with increasing the number of sliding cycle.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 1999.05a
• /
• pp.313-318
• /
• 1999

A number of recent paper have investigated the feasibility of synchronizing chaotic system. In this paper we proposed the chaotic synchronization of the canonical Chua's circuit with RLCG transmission line by drive-response system. We expected that to be available to apply this secure communication with RLCG transmission line.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.13 no.3
• /
• pp.196-205
• /
• 2008

A noble polarity inversion dc/dc power conversion circuit that has the high input-output voltage conversion ration characteristics is presented for high voltage DC power supply applications. The proposed circuit features the reduced voltage stresses of the component compared to those of the conventional ones. The operational principles of the proposed circuit is analyzed and comparative features are presented. The simulation results and experimental results are presented to verify the validity of the proposed circuit.

• Proceedings of the Korean Institute of Surface Engineering Conference
• /
• 2018.06a
• /
• pp.103.1-103.1
• /
• 2018

기존의 연성인쇄회로기판(FPCB)은 top down방식에 의한 에칭기술이 일반화되어 있으나, 고가의 장비를 사용한 제조방식과 복잡한 공정으로 인하여 품질수준은 높은 편이나 제조단가가 매우 비싼 편이다. 기존의 값비싼 top down방식을 대체하여 저렴한 가격으로 FPCB를 대체하려는 기술들이 지속적으로 연구되고 있다. 그중에서 가장 기술개발이 활발한 분야가 인쇄(잉크젯 혹은 레이저)방식이지만 아직 인쇄노즐의 크기와 잉크의 전도도에 한계가 있어 사용에 많은 제약이 있다. 그러나 금속미세회로(MMP)기술은 도금방식에 의한 bottom up기술로 회로의 정밀도와 전도도가 높으면서 연속제조방식에 의한 대량생산이 가능하므로 저렴하게 생산할 수 있어, 기존의 FPCB제조공정을 대체할 기술로 각광받고 있다.

• The Journal of the Acoustical Society of Korea
• /
• v.21 no.7
• /
• pp.600-605
• /
• 2002

In this paper, a Negative Impedance Converter (NIC) circuit was employed for the electro-mechanical characteristic control of a thickness mode piezoelectric vibrator. Two circular plane piezoelectric vibrators were bonded together and the NIC circuit was connected to one of the vibrators. The theoretical and experimental analysis of the characteristics shown that the quality factor and the electro-acoustic efficiency of the vibrator with the NIC circuit could be improved by 20 times and 2.5 times, respectively.

• Proceedings of the Acoustical Society of Korea Conference
• /
• spring
• /
• pp.369-372
• /
• 2002

전극분할 된 횡진동 모드 압전 진동자에 NIC 회로를 적용한 특성제어 방법을 두께 진동 모드 압전 진동자에 적용하여 그 가능성을 확인해 보았다. 동일한 특성을 가진 두 개의 두께 진동 모드 압전 진동자를 분극방향이 서로 마주보게 제작한 다음, NIC 회로를 적용하여 그 실험결과를 PSpice 모델을 이용한 시뮬레이션과 비교하였다. 그 결과 NIC 회로의 저항 $R-s$,의 변화에 따라 두께 진동 모드 압전 진동자의 품질계수는 제어되었으며, NIC 회로를 적용하지 않은 경우보다 품질계수가 약 18.9배 정도 향상되었다.

• Proceedings of the Korean Institute of Surface Engineering Conference
• /
• 2011.05a
• /
• pp.175-177
• /
• 2011

오늘날 반도체 소자의 성능을 좌우하는 배선폭은 수십 나노미터급으로 배선폭 감소에 의한 소자의 집적은 한계에 다다르고 있다. 또한 2차원 회로 소자의 문제점으로 지적되는 과도한 전력소모, RC Delay, 열 발생 문제등도 쟁점사항이 되고 있다. 이런 2차원 회로를 3차원으로 쌓아올린다면 보다 효율적인 회로구성이 가능할 것이고 이에 따른 성능향상이 클 것이다. 3차원 회로 구성의 핵심기술은 기판을 관통하여 다른 층의 회로를 연결하는 실리콘 관통 전극을 형성하는 것이다.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2017.10a
• /
• pp.425-428
• /
• 2017

This paper describes a full-wave rectifiers for energy harvesting circuit using a vibrational energy. The designed circuit is applied to the negative voltage converter with the body-bias technique using the Beta-multiplier so that the power efficiency is excellent even at the low voltage, and the comparator is designed as the bulk-driven type. The proposed circuit is designed with $0.35{\mu}m$ CMOS process, and The designed chip occupies $931{\mu}m{\times}785{\mu}m$.