• JOURNAL OF ELECTRICAL WORLD
• /
• no.1 s.121
• /
• pp.14-18
• /
• 1987

• KIPE Magazine
• /
• v.6 no.1
• /
• pp.12-19
• /
• 2001

• Industry Promotion Research
• /
• v.6 no.1
• /
• pp.23-31
• /
• 2021

The Calendar(曆法) has been a very important concern in every dynasty of history.『Hyupgiltongui』 written in the Joseon Dynasty included many contents related to the Calendar. In particular, the ancient rule of the Calendar(曆律) shown in the text of 『Hyupgiltongui』 Bonwon chapter one is meaningful in the process of creating the necessary Calendar for selection and reading fortune. Accordingly, we tried to analyze the rule of the Calendar(曆律) that is the fundamental principle of the Calandar(曆法) and the almanac which can be used in real life, based on comparative analysis of 『Hyupgibyeonbangseo』, 『Sanggiltongseo』 and 『Cheongidaeyo』, which are the basis of 『Hyupgiltongui』. Saju Myung-ri is the scheme of time change by the combination of Ganji (Celestial Stems). Therefore, the core of the calendar system is to make four pillars by the year, month, day, and time. For doing this, 『Hyupgiltongui』 provides basic principles and materials for making four pillars using constellations like 28 Fixed Stars, as well as does simple composition principle for telling fortune such as Ten Celestial Stems, Twelve Zodiac Signs, the order of four seasons(四序), Yukjin(六辰) and Sexagenary Cycle (甲曆). However, despite the limitations of the results produced by the rule of the Calendar(曆律), we came to the conclusion that if reading fortune in Saju(四柱簡明) is to find good one(吉) in terms of understanding it as the rule of predicting future(術法) not science, its usefulness cannot be ignored.

• Plant Journal
• /
• v.17 no.2
• /
• pp.48-53
• /
• 2021

In the case of a 900 MW combined cycle power plant, most of the load on the site is a rotating device and is operated at a low power factor, and the power factor decrease increases the reactive power, which causes the efficiency of the device to be consumed and unnecessary unnecessary power consumption. This study intends to present the results by installing and operating a reactive power compensation device that absorbs and removes reactive power, which is a solution to this problem, on a 6.9 kV on-board bus. As a result of application of this system, first, it was confirmed that the power factor of the rotating machine was improved to 0.22 and the load power in the house was reduced by 1.4%, and the thermal efficiency of the generator was increased by 0.1% and the power generation power by 810 kW. Next, it was confirmed that the cost of construction and operation can be reduced in the future due to economic feasibility, with a decrease of 200 million won/year in electricity loss compared to 1.5 billion won in investment, an increase of 1 billion won/year in sales, and a one-year capital recovery period.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.11 no.4
• /
• pp.328-339
• /
• 2006

In this paper the characteristic analysis of a single-phase switched reluctance motor (SRM) drive system with power factor correction (PFC) circuit is presented. The SRM is a low cost, simple and has a good high speed performance. The SRM drive with diode rectifier and filter capacitor has a low power factor because of short switch on time of capacitor. A novel switching topologic is presented to improve power factor and reduce torque ripple based on analysis of PFC circuit. Accordingly the SRM drive system with PFC circuit is also presented. Through the numerical analysis of the system, the toque ripple, power factor and efficiency with the change of rotary speed, load torque and capacity of the capacitor are achieved and compared with actual measured value.

• Proceedings of the KIPE Conference
• /
• 2011.07a
• /
• pp.549-550
• /
• 2011

본 논문에서는 단일 스위치 배전압 방식의 단상 PFC 회로의 제어기 설계방법을 제안한다. 이 PFC 회로는 저가형 이중변환방식 단상 UPS의 AC-DC 변환부에 사용되고는 있으나, 전압 제어기와 전류 제어기의 설계방법과 입력 역률 보상 및 입력 전류 고조파 억제 성능에 대한 연구결과가 알려지지 않았다. 제안된 방법으로 설계된 제어기들의 제어 성능과 입력 역률 및 입력 전류의 THD를 시뮬레이션을 통해서 검증하였다.

• Proceedings of the KIPE Conference
• /
• 2004.07b
• /
• pp.691-695
• /
• 2004

본 논문에서는 2대의 다이오드 정류기에 풀브리지 컨버터를 이용하여 전류의 파형을 능동적으로 만들어 정현파의 입력전류를 얻는 새로운 통신용 정류기 시스템을 제안한다. 본 방식으로 낮은 직류전압(48V)을 직접 출력하며 전압의 조정도 가능하다. 또한 역률개선을 위한 부가적인 회로와 그에 따르는 제어가 필요하지 않고 연속 도통모드로 동작하여 비교적 높은 전력에 적용이 가능하다. 제안한 방식의 동작원리와 제어 및 설계방법을 기술하고 1.7KW 축소 모형으로부터의 실험결과를 제시한다.

• Proceedings of the KIEE Conference
• /
• 2008.07a
• /
• pp.748-749
• /
• 2008

대용량 전동기에는 역률보상용 콘덴서와 리액터를 설치하여 부하역률을 개선하고 있다. 역률보상용 콘덴서의 기동리액터 전.후단 설치지점에 따른 특성변화를 해석한 결과 콘덴서를 기동 리액터 전단에 설치한 경우 기동시의 순간적인 콘덴서 돌입전류로 상용주파수 부근의 고조파(1,3,5차) 공진이 발생하여 이로 인한 과전압이 콘덴서와 직렬리액터에 반복적으로 인가되어 수명이 단축됨을 확인할 수 있었다. 기동초기에 발생하는 과전압을 저감하기 위해서 콘덴서 회로의 연결점을 기동리액터 후단에 설치한 결과 인가전압과 전류가 감소됨을 알 수 있었다.

• Journal of the Korean Society for Railway
• /
• v.17 no.3
• /
• pp.171-177
• /
• 2014

PWM converter trains exhibit excellent load characteristics in comparison with conventional phase-controlled trains with low power factors, as they can be operated at power factors which are close to unity by means of a voltage vector control method. However, in the case of a high track density or extended feeding, significant line losses and voltage drops can occur. Instead of operating these trains at a fixed unity power factor, this paper suggests a continuous optimal power factor control scheme for each train in an effort to minimize line losses and improve voltage drops according to varying load conditions. The proposed method utilizes the steepest descent algorithm targeting each car in the same feeding section to establish the optimized reactive power compensation levels that can minimize the reactive power loss of the feeder. The results from a simulation of a sample system show that voltage drops can be improved and line losses decreased.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.2
• /
• pp.60-67
• /
• 2010

We designed Average Current Control PFC IC which has make the average value of boost inductor current became the shape of sine wave. Designed IC has fixed frequency of 75kHz to meet EMI standard requirement. And also RC compensation loop has been designed into the error amp and the current amp, in order that it has wide bandwidth for high speed control. And we use the oscillator which generates by square wave and triangle wave, and add to UVLO, OVP, OCP, TSD which is in order to operate stability. We simulated by using Spectre of Cadence to verify the unity power factor function and various protection circuits and fabricated in a $1{\mu}m$ High Voltage(20V) CMOS process.