• Title/Summary/Keyword: 비선형 전력증폭기

Search Result 194, Processing Time 0.025 seconds

A 20 GHz Band 1 Watt MMIC Power Amplifier (20 GHz대 1 Watt 고출력증폭 MMIC의 설계 및 제작)

  • 임종식;김종욱;강성춘;남상욱
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.10 no.7
    • /
    • pp.1044-1052
    • /
    • 1999
  • A 2-stage 1 watt MMIC(Monolithic Microwave Integrated Circuits) HPA(High Power Amplifiers) at 20 GHz band has been designed and fabricated. The $0.15\mu\textrm{m}$ with the width of $400\mu\textrm{m}$for single device pHEMT technology was used for the fabrication of this MMIC HPA. Due to the series feedback technique from source to ground, bias circuits and stabilization circuits on the main microstrip line, the stability factors(Ks) are more than one at full frequency. The independent operation for each stage and excellent S11, S22 less than -20 dB have been obtained by using lange couplers. For beginning the easy design, linear S-parameters have been extracted from the nonlinear equivalent circuit in foundry library, and equivalent circuits of devices at in/output ports were calculated from this S-parameters. The measured performances, which are in well agreement with the predicted ones, showed the MMIC HPA in this paper has the minimum 15 dB of linear gain, -20 dB of reflection coefficients and 31 dBm of output power over 17~25 GHz.

  • PDF

Design and Comparison of Digital Predistorters for High Power Amplifiers (비선형 고전력 증폭기의 디지털 전치 보상기 설계 및 비교)

  • Lim, Sun-Min;Eun, Chang-Soo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.4C
    • /
    • pp.403-413
    • /
    • 2009
  • We compare three predistortion methods to prevent signal distortion and spectral re-growth due to the high PAPR (peak-to-average ratio) of OFDM signal and the non-linearity of high-power amplifiers. The three predistortion methods are pth order inverse, indirect learning architecture and look up table. The pth order inverse and indirect learning architecture methods requires less memory and has a fast convergence because these methods use a polynomial model that has a small number of coefficients. Nevertheless the convergence is fast due to the small number of coefficients and the simple computation that excludes manipulation of complex numbers by separate compensation for the magnitude and phase. The look up table method is easy to implement due to simple computation but has the disadvantage that large memory is required. Computer simulation result reveals that indirect learning architecture shows the best performance though the gain is less than 1 dB at $BER\;=\;10^{-4}$ for 64-QAM. The three predistorters are adaptive to the amplifier aging and environmental changes, and can be selected to the requirements for implementation.

An Adaptive Phase Error Correction System for Nonlinear Amplifiers (비선형 증폭기의 위상 오차 보정을 위한 적응형 보상 시스템)

  • Han, Sang-Min;Lim, Jong-Sik;Son, Tae-Ho;Yoon, Won-Sang;Pyo, Seong-Min;Kim, Young-Sik
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.10 no.9
    • /
    • pp.2261-2266
    • /
    • 2009
  • A novel adaptive phase calibration method is proposed for nonlinear amplifiers. Based on the adaptive process of simple phase vector calculations, the AM/PM distortion can be significantly reduced for various input power. The performance of the proposed method is evaluated for up to 80 % improvements in AM/PM distortions, compared with the distortion of a conventional amplifier. Moreover, by means of an additional envelope-compensation technique, the improvement of the adjacent channel power ratio (ACPR) is presented.

Design of the Clock Recovery Circuit for a 40 Gb/s Optical Receiver (40 Gb/s 광통신 수신기용 클락 복원 회로 설계)

  • 박찬호;우동식;김강욱
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.15 no.2
    • /
    • pp.134-139
    • /
    • 2004
  • A clock recovery circuit for a 40 Gb/s optical receiver has been designed and implemented. The clock recovery circuit consists of pre-amplifiers, a nonlinear circuit with diodes, a bandpass filter and a clock amplifier. Before implementing the 40 Gb/s clock recovery circuit, a 10 Gb/s clock recovery circuit has been successfully implemented and tested. With the 40 Gb/s clock recovery circuit, when a 40 Gb/s signal of -10 dBm was applied to the input of the circuit, the 40 GHz clock was recovered with the -20 dBm output power after passing through the nonlinear circuit. The output signal from the nonlinear circuit passes through a narrow-band filter, and then amplified. The implemented clock recovery circuit is planned to be used for the input of a phase locked loop to further stabilize the recovered clock signal and to reduce the clock jitter.

Characteristics of Power Amplifier for Energy Efficient Broadcasting Services (에너지 효율적 차세대 방송망 구축을 위한 증폭기 특성과 신호 모델)

  • Han, Jae-Shin;Jeon, Sungho;Choi, Jeong-Min;Seo, Jong-Soo
    • Journal of Broadcast Engineering
    • /
    • v.18 no.6
    • /
    • pp.884-894
    • /
    • 2013
  • In this paper, we investigate the characteristics of power amplifiers and simplified memoryless non-linear power amplifier models for energy efficient communication system. First, we present the transfer function of GaAs FET (Gallium Arsenide Field Effect Transistor) that is widely used for high power amplifier. From those investigations, we introduce the instantaneous efficiencies and methods of amplification by assuming that the saturated current is constant, while perfect linearity is exploited under knee voltage. Then, we discuss four non-linear power amplifier models in a baseband signal processing. Finally, we explain the specified total power consumption model in a base station to achieve the resonable analysis for energy efficient communication.

Improvement of Overmodulation Performances by Voltage Feedback Compensation (전압 피드백 보상에 의한 과변조 성능 향상)

  • Jeong, Hye-In;Kim, Sang-Hoon
    • Proceedings of the KIPE Conference
    • /
    • 2018.11a
    • /
    • pp.181-182
    • /
    • 2018
  • 본 논문에서는 전압 피드백 보상에 의한 동적 과변조 기법의 성능 향상 방법을 제안한다. 전동기 구동 시스템에서 인버터는 선형 변조 영역에서 동작할 경우 단순히 전압 이득이 1인 전압 증폭기로 볼 수 있다. 그러나 과변조 영역에서는 기존의 동적 과변조 기법 적용 시 지령 전압에 대한 인버터 출력 전압의 비선형성으로 인해 전압 이득이 1보다 작아진다. 따라서 과변조 성능이 저하되는데 본 논문에서는 제한된 전압을 피드백 보상하여 과변조 성능을 향상시켰다. 이로 인해 구동 전동기의 출력 토크 성능 및 전류 제어 동특성이 향상될 수 있다. 제안된 방법을 800W PMSM(Permanent Magnet Synchronous Motor)의 약자속 제어에 적용하여 그 효용성을 확인하였다.

  • PDF

Digital predistorters for communication systems with dynamic spectrum allocation (가변 스펙트럼 할당을 지원하는 광대역 전력 증폭기를 위한 디지털 전치왜곡기)

  • Choi, Sung-Ho;Seo, Sung-Won;Mah, Bak-Il;Jeong, Eui-Rim
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.15 no.2
    • /
    • pp.307-314
    • /
    • 2011
  • A new predistortion technique for dynamic spectrum allocation systems such as cognitive radio (CR) is proposed. The system model considered in this paper occupies a small band at a time, but the center frequency can be changed in the wide range of frequency. In this scenario. the front-end filter may not eliminate the harmonics of the power amplifier (PA) output. The proposed PD reduces the spectral regrowth of the fundamental signal at the carrier frequency (${\omega}_0$) and removes the harmonics ($2{\omega}_0$, $3{\omega}_0$, ...) at the same time. The proposed PD structure is composed of multiple predistorters (PDs) centered at integer multiples of ${\omega}_0$. The PD at ${\omega}_0$ is for removing spectral regrowth of the fundamental signal, and the others are for harmonic reduction. In the proposed PD structure, parameters of PDs are found jointly. Simulation results show that the spectral regrowth can be reduced by 20dB, and the 2nd and 3rd harmonics can be reduced down to -70dB from the power of the fundamental signal.

A Design of Predistortion Linearizer Controlling Modified Individual Order IM Signal (변형된 혼변조 신호 개별 차수 조정 전치왜곡 선형화기 설계)

  • 김영
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.41 no.10
    • /
    • pp.97-102
    • /
    • 2004
  • In this paper, a new predistorter controlling modified individual order jntermodulation distortion signals is proposed. The proposed predistorter generates and controls predistorted third and high order IM signals independently. Using predistorted signals, jntermodulation distortion signals of power amplifier are suppressed effectively. The predistortion linearizer has been implemented to operate in Korean PCS basestation transmitting band (1840~1870MHz). The test results show that IMD3 and IMD5 (C/I) of power amplifier are improved more than 40dB and 23dB for CW two tone signals, respectively. The predistorter improves the adjacent channel power ratio (ACPR) more than 10dB at 885KHz offset point for CDMA (IS-95) signals.

A Study on Linearity Improvement of Cartesian Vector Modulator Predistorter for WiMax Applications (모바일 WiMax용 카르테시안 벡터 모듈레이터 전치왜곡기의 선형성 개선에 관한 연구)

  • Chun, Sang-Hyun;Kim, Ji-Yeon;Kim, Jong-Heon
    • The Journal of The Korea Institute of Intelligent Transport Systems
    • /
    • v.9 no.4
    • /
    • pp.32-42
    • /
    • 2010
  • In this paper, we represent considering parameters for design of a Cartesian vector modulator predistorter to maximize linearity improvement of the predistorter and propose an advanced Cartesian vector modulator predistrotrer with nonlinear starting point control circuit. In order to confirm the performance of the proposed predistorter, the predistorter is applied to power amplifier with 15 W output power for 2.5 GHz band mobile WiMax 1-FA signal. From the measured results, ACLR of -45.3 dBc with 4 dB improvement of ALCR compared with the previous predistorter is obtained and linearity improvement range is also extended.

Analysis of Adjacent-Channel Leakage-Ratio of Wide-Band Power Amplifiers through Multi-Tone Signals with Statistical Similarity (다중 톤 신호의 통계적 특성 확보를 통한 광대역 신호 증폭기의 인접 채널 간섭 분석)

  • Park, Young-Cheol
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.22 no.12
    • /
    • pp.1172-1175
    • /
    • 2011
  • In this paper, a design method of multi-tone signals for the measurement of adjacent-channel power-ratios on power amplifiers is suggested. Because most tests for power amplifiers in production are performed with single-tone signals, its testing accuracy is not guaranteed as the signal complexity increases. Therefore, the application of multi-tone signals to the testing is suggested by optimized complex coefficients of each tones for the best statistical similarity to the original modulated signal. From the verification, a 802.11a signal was replaced with a multi-tone signal of N=10, with the complex coefficients generated by the suggested method. The resulting measurements on the ACLR of 2.4 GHz power amplifier showed successful accuracy of less than 1 dB discrepancy.