• Title/Summary/Keyword: 반송파 추적루프

Search Result 10, Processing Time 0.021 seconds

Rotation Tracking Loop Design of the GNSS Receiver for Spinning Vehicles (회전 항체용 GNSS 수신기의 회전 추적 루프 설계)

  • Kang, Hee-Won;Liu, Meilin;Kim, Jeong-Won;Hwang, Dong-Hwan
    • Proceedings of the KIEE Conference
    • /
    • 2008.07a
    • /
    • pp.1533-1534
    • /
    • 2008
  • 회전 항체용 GNSS(Global Navigation Satellite System) 수신기의 회전 추적 루프를 제안하였다. 제안하는 회전 추적 루프는 항체의 회전속도와 회전각을 추적하는 회전 추적 루프가 반송파 추적 루프에 추가되는 형태이다. 회전 추적 루프에서 수신기의 상관기 출력값을 이용하여 항체의 회전 속도를 추정하고 이를 이용하여 회전 변조된 반송파의 위상과 주파수를 추적할 수 있도록 하였다. 제안하는 GNSS 수신기의 회전 추적 루프는 모의실험을 통하여 검증하였으며, 이 루프를 사용함으로써 회전 변조된 신호를 GNSS 수신기에서 추적할 수 있음을 확인하였다.

  • PDF

Carrier Tracking Loop Design Using FLL-assisted PLL Scheme for Galileo L1F Channel (갈릴레오 L1F 채널에서 FLL-assisted PLL 기술을 이용한 반송파 추적 설계)

  • Choi, Seung-Duk;Lee, Sang-Kook;Hawng, In-Kwan;Shin, Cheon-Sig;Lee, Sang-Uk
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.33 no.12A
    • /
    • pp.1217-1224
    • /
    • 2008
  • The carrier tracking has to be basically completed for accurate positioning of Galileo satellite system. The FLL for tracking frequency errors is robust to dynamic stress causing changes of propagation time but hardly tracks accurate carrier tracking. The PLL for tracking phase errors provides accurate carrier tracking but is sensitive to dynamic stress and its tracking performance is decreased when high dynamics exist. In this paper, we design the carrier tracking loop with the FLL-assisted PLL loop filter and co-operations of FLL and PLL to achieve accurate carrier tracking in high dynamic stress. we prove the performance of designed carrier tracking loop via simulations.

Algorithm for Synchronization and Joint Operation of DVB-T Receiver Modems (유럽형 디지털 지상파 방송 수신기 모뎀의 동기화 및 시스템 연동 알고리듬)

  • 김용정;한동석;김기범;최진규
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.36S no.5
    • /
    • pp.12-20
    • /
    • 1999
  • 본 논문에서는 DVB-T (digital video broadcasting-terrestrial) 수신기의 동기화 알고리듬과 각 동기단 사이의 연동 알고리듬을 제안한다. OFDM( orthohonal frequency division multiplexing) 수신단에서는 프레임 동기, 반송파 동기, 심볼 타이밍 동기가 요구되어진다. 기존의 반송파 동기 방법은 부반송파 간격의 정수배 주파수 옵셋 보상 후 잔존해 있는 주파수 옵셋이 -0.5×(부반송파 간격) 혹은 +0.5×(부반송파 간격)에 가까운 값을 가질 때 많은 시간이 소요되는 문제점을 가지고 있다. 본 논문에서는 시스템의 복잡도를 그대로 유지 하면서 초기 동기화 시간을 줄일 수 있는 반송파 동기 알고리듬을 제안한다. 그리고 DVB-T모드를 추정하는 알고리듬을 제안하고 반송파 동기 추적루프와 심볼 타이밍 동기 추적루프를 동시에 동작시킴으로써 초기 동기화 시간을 추가적으로 줄일 수 있는 심볼 타이ALD 동기 알고리듬을 제안한다. 그리고 전체 수신기 모델의 연동 방안을 제시한다.

  • PDF

Performance Analysis of the GPS Receiver according to the Bandwidths of a PLL Loop Filter in a Launch Vehicle Simulation (발사체 시나리오에서 PLL 루프필터의 대역폭에 따른 GPS 수신기의 성능 분석)

  • Moon, Ji-Hyeon;Kwon, Bung-Moon;Shin, Yong-Sul;Choi, Hyung-Don
    • Aerospace Engineering and Technology
    • /
    • v.12 no.1
    • /
    • pp.64-72
    • /
    • 2013
  • This paper describes the analysis of the tracking and navigation performance of a GPS receiver in a launch vehicle simulation when the carrier tracking loop is designed as a 3rd order phase-locked loop with variable bandwidths. There are differences of tracking and navigation performance according to the variable bandwidths under the dynamics condition. When the bandwidth is set to narrow, the GPS receiver could not track the satellite signals so that the navigation information could not be calculated.

고기동 환경의 약신호 추적루프 설계에 관한 연구

  • Lee, Gi-Hun;Baek, Bok-Su
    • Proceedings of the Korean Institute of Navigation and Port Research Conference
    • /
    • v.2
    • /
    • pp.435-438
    • /
    • 2006
  • 위성신호는 저앙각에 위치하거나 재밍 및 간섭신호의 영향을 받으면 약해진다. 이러한 약신호를 안정적으로 추적하기 위해서는 신호추적루프의 대역폭이 가능하면 작아야 한다. 그러나 작은 대역폭의 신호추적루프는 고기동 환경에서 기준주파수의 주파수오차를 포함한 입력오차가 커져 불안정해진다. 본 논문에서는 최대 저크 15g/s의 동적특성을 가지는 항체의 항법정보를 획득하고 동시에 28dB-Hz의 약신호도 안정적으로 추적할 수 있는 신호추적루프를 연구한다. 이를 위해 위성신호 상태를 예측할 수 있는 SNR, 앙각, 항체의 가속도 등을 고려하여 대역폭 및 PIT를 가변적으로 설계한 적응형 신호추적루프를 설계한다. 또한 약신호인 C/No 28dB-Hz 신호를 안정적으로 추적하기 위해 10ms의 PIT(Predetection Integration Time)와 비트동기를 고려한 Coherent 방식을 적용한 반송파 위상추적루프를 설계한다. 이렇게 설계된 신호추적루프의 성능을 검증하기 위해 항체의 동적환경과 위성신호 크기를 묘사해줄 수 있는 시뮬레이터를 이용하여 위성신호 추적성능을 시험하고 결과를 분석한다.

  • PDF

A SNR Estimation Algorithm for Digital Satellite Transponder (디지털 위성트랜스폰더를 위한 SNR 추정 알고리즘)

  • Seo, Kwang-Nam;Choi, Seung-Woon;Kim, Chong-Hoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.9C
    • /
    • pp.729-734
    • /
    • 2010
  • In the initial stage of the communications between a base station and a satellite transponder, the base station transmits the frequency-sweeping un-modulated up-link carrier within a certain frequency range to acquire the doppler frequency shift and signal power between the base station and the satellite in orbital flight. The satellite transponder acquires and tracks the carrier in order to initialize the communication. To control such initialization process, the satellite receiver should analyze the input carrier signal in various ways. This paper presents an SNR estimation algorithm to control the initialization process. The proposed algorithm converts the input signal into the baseband polar coordinate representation and estimates the SNR via the statistics of the angular signal components as well as the status parameters to control the receiver. The Monte-Carlo simulations shows the validity of the estimation proposed.

Analysis of Effect of Spoofing Signal According to Code Delay in GPS L1 Signal (GPS L1 신호에서 코드지연에 따른 기만신호 영향 분석)

  • Kim, Tae-Hee;Sin, Cheon-Sig;Lee, Sang-Uk
    • Journal of Satellite, Information and Communications
    • /
    • v.7 no.1
    • /
    • pp.128-133
    • /
    • 2012
  • In this paper, we analysis the effect of error of code tracking and frequency tracking according to the chip delay of spoofing signal through the simulation. Firstly, we investigate the type of spoofing signal and defense technical of spoofing attack. For simulation, we generated the intermediate spoofing signal using the software GNSS signal generator simulator(SGGS), the intermediate spoofers synchronize its counterfeit GPS signals with the current broadcast GPS signals. The software GPS receiver simulator(SGRS) received the spoofing signal and normal signal from SGGS, and process the signals. In paper, we can check that the DLL and PLL tracking loop error are generated and pseudo-range is changed non-linear according to chip delay of spoofing signal when the spoofing signal is entered. As a result, we can check that navigation solution is incorrectly effected by spoofing signal.

Performance Improvement of INS Velocity-aided GPS Carrier Tracking Loop (INS 속도 정보를 사용한 GPS 반송파 추적 루프의 성능 향상)

  • Kim Jeong-Won;Lee Sang-Jeong;Hwang Dong-Hwan
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.12 no.8
    • /
    • pp.739-745
    • /
    • 2006
  • This paper presents performance improvement of the INS velocity-adided GPS carier tracking loop. To this end, INS velocity-aided GPS carrier tracking loop was modeled as a feedfoward and a feedback loop system. In the phase tracking loop, it was shown that the tracking error caused by the dynamic motion of the vehicle can be compensated with the aiding of the INS information irrespective of the loop order and bandwidth. However, the signal trcking error increases as the INS error increases. It was also shown that in order to remove the tracking error caused by INS bias error, more than or equal to 2nd order PLL should be used. Experiments were carried out and the experimental results were compared with the analysis results.

Synchronization performance optimization using adaptive bandwidth filter and average power controller over DTV system (DTV시스템에서 평균 파워 조절기와 추정 옵셋 변화율에 따른 대역폭 조절 필터를 이용한 동기 성능 최적화)

  • Nam, Wan-Ju;Lee, Sung-Jun;Sohn, Sung-Hwan;Kim, Jae-Moung
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.44 no.5
    • /
    • pp.45-53
    • /
    • 2007
  • To recover transmitted signal perfectly at DTV receiver, we have to acquire carrier frequency synchronization to compensate pilot signal which located in wrong position and rotated phase. Also, we need a symbol timing synchronization to compensate sampling timing error. Conventionally, to synchronize symbol timing, we use Gardner's scheme which used in multi-level signal. Gardner's scheme is well known for its sampling the timing error signal from every symbol and it makes easy to detect and keep timing sync in multi-path channel. In this paper, to discuss the problem when the received power level is out of range and we cannot get synchronization information. With this problem, we use 2 step procedures. First, we put a received signal power compensation block before Garder's timing error detector. Second, adaptive loop filter to get a fast synchronization information and averaging loop filter's output value to reduce the amount of jitter after synchronization in PLL(Phased Locked Loop) circuit which is used to get a carrier frequency synchronization and symbol timing synchronization. Using the averaging value, we can estimate offset. Based on offset changing ratio, we can adapt adaptive loop filter to carrier frequency and symbol timing synchronization circuit.

Design of Carrier Recovery Circuit for High-Order QAM - Part II : Performance Analysis and Design of the Gear-shift PLL with ATC(Automatic Transfer-mode Controller) and Average-mode-change Circuit (High-Order QAM에 적합한 반송파 동기회로 설계 - II부. 자동모드전환시점 검출기 및 평균모드전환회로를 적용한 Gear-Shift PLL 설계 및 성능평가)

  • Kim, Ki-Yun;Kim, Sin-Jae;Choi, Hyung-Jin
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.38 no.4
    • /
    • pp.18-26
    • /
    • 2001
  • In this paper, we propose an ATC(Automatic Transfer mode Controller) algorithm and an average-mode-change method for use in Gear shift PLL which can automatically change loop gain. The proposed ATC algorithm accurately detects proper timing or the mode change and has a very simpler structure - than the conventional lock detector algorithm often used in QPSK. And the proposed average mode change method can obtain low errors of estimated frequency offset by averaging the loop filter output of frequency component in shift register. These algorithms are also useful in designing ASIC, since these algorithms occupy small circuit area and are adaptable for high speed digital processing. We also present phase tracking performance of proposed Gear-shift PLL, which is composed of polarity decision PD, ATC and average mode change circuit, and analyze the results by examining constellation at each mode.

  • PDF