• Title/Summary/Keyword: 무정전

Search Result 166, Processing Time 0.023 seconds

Digital Phase-Locked Loop(DPLL) Technique for UPS (무정전 전원장치용 디지털 위상동기화 기법)

  • 김제홍;최재호
    • The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.11 no.3
    • /
    • pp.106-113
    • /
    • 1997

  • In uninterruptible power supply(UPS), a high speed phase control is usually required to compensate transients in the output voltage at the instant of transfer from the ac line to the inverter when the ac line fails or backs to the ac line in case of the inverter fails. To overcome this problem, this paper pre¬sents the closed digital phase-locked loop(DPLL) techniques designed by full software with TMS320C31 digital signal processor and describes the functional operation of the proposed DPLL. Fi¬nally, the performance of the proposed DPLL is shown and discussed through simulation and experiment.

  • PDF