• Title/Summary/Keyword: 묘화

Search Result 38, Processing Time 0.024 seconds

Design and Fabrication of MMIC Amplifier for BWLL (BWLL용 MMIC 증폭기의 설계 및 제작)

  • 배현철;윤용순;박현창;박형무;이진구
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.13 no.4
    • /
    • pp.323-330
    • /
    • 2002
  • In this paper, we have designed and fabricated an BWLL MMIC amplifier using GaAs PHEMT devices. We have optimized power divider/combiner size for small size of MMIC amplifier Using 0.2 ${\mu}$m AIGaAs/lnGaAs/GaAs PHEMT devices, the two stave MMIC amplifier has demonstrated a S$_{21}$ gain of 8.7 ㏈ with input/output return losses of lower than -10 ㏈ at 26.7 GHz. The size of this chip is 4.11 ${\times}$ 2.66 $\textrm{mm}^2$.

A Study of Mastless Pattern Fabrication using Stereolithography (광조형을 이용한 마스크리스 패턴형성에 관한 연구)

  • 정영대;조인호;손재혁;임용관;정해도
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2002.05a
    • /
    • pp.503-507
    • /
    • 2002
  • Mask manufacturing is a high COC and COO process in developing of semiconductor devices, because of the mass production tool with high resolution. Direct writing has been thought to be one of the patterning method to cope with development or small-lot production of the device. This study focused on the development of the direct, mastless patterning process using stereolithography tool for the easy and convenient application to micro and miso scale products. Experiments are utilized by three dimensional CAD/CAM as a mask and photo-curable resin as a photo-resist in a conventional stereo-lithography apparatus. Results show that the resolution of the pattern was achieved about 300 micron because of complexity of SLA apparatus settings, inspite of 100 micro of inherent resolution. This paper concludes that photo resist and laser spot diameter should be adjusted to get finer patterns and the proposed method is significantly feasible to mastless and low cost patterning with micro and miso scale.

  • PDF

Submicron Patterning in Electron Beam Lithography using Trilayer Resist (삼층감광막구조를 이용한 미세패턴의 전자빔 묘화)

  • 배용철;서태원;전국진
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.31A no.10
    • /
    • pp.101-107
    • /
    • 1994
  • The PMMA/Ge/AZ trilayer resist decreased proximity effect of backscattering electrons and corrected pattern distoration in order to from deep submicron patterns. In the experiment, the prosiemity effect is decreased by 11% and 30% for the case of 0.9$\mu$m and 1.7$\mu$m AZ, respectively, in trilayer resist compared to monolyer resist. also, the EID of 240$\AA$ Ge film is smaller than that of 500$\AA$ film by 365. 0.1$\mu$m line/space was formed in the 2000$\AA$ PMMA layer with the condition of dose 330${\mu}C/cm^{2}$ and of 150sec of develop time in MIBK : IPA (1:3) developer.

  • PDF

Fabrication & Characterization of Grating Structures for Long Wavelength DFB-LD Using Electron Beam Lithography (전자선 묘화를 이용한 장파장 DFB-LD용 격자 구조의 제작 및 특성 분석)

  • 송윤규;김성준;윤의준
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.32A no.1
    • /
    • pp.200-205
    • /
    • 1995
  • The 1st and 2nd-order grating structure for long wavelength DFB(Distributed FeedBack) laser diodes are successfully fabricated on InP substrates by using electron beam lithography and reactive ion etch techniques, and also characterized non-destructively by diffraction analysis without removal of photo-resis layer. A new composite layer made by lifted-off Cr layer on thin SiO2 film is developed and used as an etch mask, because PMMA, the e-beamresist, is unsuitable for reactive ion etch of InP. In addition, it is experimentally confiremed that diffraction analysis makes it possible to predict the grating parameters, and the analysis can be used as a non-destructive on-line test to prevent incomplete gratings from being successively processed.

  • PDF

A fabrication and characterization of asymmetric 0.1 ${\mu}{\textrm}{m}$ $\Gamma$-gate PHEMT device using electron beam lithography (전자선 묘화 장치를 이용한 비대칭적인 0.1 ${\mu}{\textrm}{m}$ $\Gamma$-게이트 PHEMT 공정 및 특성에 관한 연구)

  • 임병옥;김성찬;김혜성;신동훈;이진구
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.189-192
    • /
    • 2001
  • We have studied fabrication processes that form asymmetric $\Gamma$-gate with a 0.1${\mu}{\textrm}{m}$ gate length in MMIC's(Monolithic Microwave Integrated Circuits). Asymmetric $\Gamma$-gate was fabricated using mixture of PMMA and MCB. Thus pseudomorphic high electron mobility transistor (PHEMT's) with 0.1${\mu}{\textrm}{m}$ gate length was fabricated via several steps such as mesa isolation, metalization, recess, passivation. PHEMT's has the -1.75 V of pinch-off voltage (Vp), 63 mA of drain saturation current(Idss and 363.6 mS/mm of maximum transconductance (Gm) in DC characteristics and current gain cut-off frequency of 106 GHz and maximum frequency of oscillation of 160 GHz in RF characteristics.

  • PDF

Fabrication of wide-head T-gate with 0.2 ${\mu}{\textrm}{m}$ gate length using E-beam lithography for MIMIC applications. (전자선 묘화를 이용한 0.2 ${\mu}{\textrm}{m}$의 게이트 길이를 갖는 MIMIC용 Wide-Head T-gate 제작)

  • 전병철;박덕수;신재완;양성환;박현창;이진구
    • Proceedings of the IEEK Conference
    • /
    • 1999.11a
    • /
    • pp.187-190
    • /
    • 1999
  • We have developed fabrication processes that form a wide-head T-gate with a 0.2 ${\mu}{\textrm}{m}$ gate length using the combination of thickness of each PMMA layer, line doses and development times for applications in millimeter- and micro-waves monolithic integrated circuits. The three-layer resist structure (PMMA/P(MMA-MAA)/PMMA = 1800 $\AA$/5800 A/1900$\AA$), 4nC/cm and over development were used for fabrication of a wide-head T-gate by the conventional double E-beam exposure technology. The experimented results show that the cross sectional area of T-gate fabricated by the proposed method is easily enlarged without additional processes.

  • PDF

S-126 해양물리환경 국제표준에 대한 묘화 방안 제시

  • Kim, Myeong-Won;Choe, Hyeong-Gu;Go, Ji-Min;O, Se-Ung;Park, Cheol-Gyu;Gang, Tae-Sun
    • Proceedings of the Korean Institute of Navigation and Port Research Conference
    • /
    • 2019.05a
    • /
    • pp.156-158
    • /
    • 2019
  • S-126 해양물리환경 국제표준에 대하여 S-101 전자해도 표준과 중첩하여 ECDIS(Electronic Chart Display and Information System) 상에 표현하는 방안에 대하여 연구하였다. 수로서지의 텍스트 기반 자료 형태인 해양물리현상을 기호화하여 전자해도에 중첩하여 표현함으로써 S-126 표준 정보를 ECDIS 사용자에게 보다 명확하게 전달하고, 그 결과 선박사고 및 안전항행에 기여할 것으로 기대된다.

  • PDF

Nano-scale pattern delineation by fabrication of electron-optical lens for micro E-beam system (마이크로 전자빔 시스템을 위한 전자광학렌즈의 제작에 의한 나노 패턴 형성)

  • Lee, Yong-Jae;Park, Jung-Yeong;Chun, Kuk-Jin;Kuk, Young
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.35D no.9
    • /
    • pp.42-47
    • /
    • 1998
  • We have fabricated electron-optical lens for micro E-beam system that can overcome the limitation of current E-beam lithography. Our electron-optical lens consists of multiple silicon electrodes which were fabricated by micromachining technology and assembled by anodic bonding. The assembled system was installed in UHV chamber to observe the emission characteristics of focused electrons by the electro-optical lens. We used STM(Scanning Tunneling Microscope) tip for electron source. By performing lithography with the focused electrons with PMMA(poly-methylmethacrylate) as E-beam resist. We could draw 0.13${\mu}{\textrm}{m}$ nano-scale lines.

  • PDF

Planar integrated optics for implementation of fractional fourier transform (분수차 퓨리에 변환을 위한 평판집적 광학계 구현)

  • 박선택;김필수;오차환;송석호
    • Korean Journal of Optics and Photonics
    • /
    • v.7 no.4
    • /
    • pp.333-340
    • /
    • 1996
  • We have implemented a planar integrated optics for the fractional Fourier transform (FRT) which has recently been developed as a generalized form of the conventional Fourier transform. FRT optical systems provide versatile tools for analyzing signals and designing hardwares, but require high accuracy and stability in the arrangement of optical components because of their shift-variant characteristic. The planar optical FRT setup composed of free-space optical components integrated on a single glass block makes the FRT of 2-dimensional(2-D) input patterns through the 3-D glass-space. Therefore, taking advantage of the compactness, easy alignment and thermal/mechanical stability, the planar optics can provide a useful approach to realizing an optical fractional correlation system in a practical way. In the experiment, we have obtained accurate FRT results by using the planar integrated optics with 4 different fractional orders of 0.25, 0.5, 0.75, and 1.0.

  • PDF

A Nano-structure Memory with SOI Edge Channel and A Nano Dot (SOI edge channel과 나노 점을 갖는 나노 구조의 기억소자)

  • 박근숙;한상연;신형철
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.35D no.12
    • /
    • pp.48-52
    • /
    • 1998
  • We fabricated the newly proposed nano structure memory with SOI edge channel and a nano dot. The width of the edge channel of this device, which uses the side wall as a channel and has a nano dot on this channel region, was determined by the thickness of the recessed top-silicon layer of SOI wafer. The size of side-wall nano dot was determined by the RIE etch and E-Beam lithography. The I$_{d}$-V$_{d}$, I$_{d}$-V$_{g}$ characteristics of the devices without nano dots and memory characteristics of the devices with nano dots were obtained, where the voltage scan was done between -20 V and 14 V and the threshold voltage shift was about 1 V.t 1 V.

  • PDF