• Title/Summary/Keyword: 모의실행

Search Result 221, Processing Time 0.023 seconds

Parallel Implementation and Performance Evaluation of the SIFT Algorithm Using a Many-Core Processor (매니코어 프로세서를 이용한 SIFT 알고리즘 병렬구현 및 성능분석)

  • Kim, Jae-Young;Son, Dong-Koo;Kim, Jong-Myon;Jun, Heesung
    • Journal of the Korea Society of Computer and Information
    • /
    • v.18 no.9
    • /
    • pp.1-10
    • /
    • 2013
  • In this paper, we implement the SIFT(Scale-Invariant Feature Transform) algorithm for feature point extraction using a many-core processor, and analyze the performance, area efficiency, and system area efficiency of the many-core processor. In addition, we demonstrate the potential of the proposed many-core processor by comparing the performance of the many-core processor with that of high-performance CPU and GPU(Graphics Processing Unit). Experimental results indicate that the accuracy result of the SIFT algorithm using the many-core processor was same as that of OpenCV. In addition, the many-core processor outperforms CPU and GPU in terms of execution time. Moreover, this paper proposed an optimal model of the SIFT algorithm on the many-core processor by analyzing energy efficiency and area efficiency for different octave sizes.

Variable Length Optimum Convergence Factor Algorithm for Adaptive Filters (적응 필터를 위한 가변 길이 최적 수렴 인자 알고리듬)

  • Boo, In-Hyoung;Kang, Chul-Ho
    • The Journal of the Acoustical Society of Korea
    • /
    • v.13 no.4
    • /
    • pp.77-85
    • /
    • 1994
  • In this study an adaptive algorithm with optimum convergence factor for steepest descent method is proposed, which controls automatically the filter order to take the appropriate level. So far, fixed order filters have been used when adaptive filter is employed according to the priori knowledge or experience in various adaptive signal processing applications. But, it is so difficult to know the filter order needed in real implementations that high order filters have to be performed. As a result, redundant calculations are increased in the case of high order filters. The proposed variable length optimum convergence factor (VLOCF) algorithm takes the appropriated filter order within the given one so that the redundant calculation is decreased to get the enhancement of convergence speed and smaller convergence error during the steady state. The proposed algorithm is evaluated to prove the validity by computer simulation for system Identification.

  • PDF

Determination of Optimal Checkpoint Intervals for Real-Time Tasks Using Distributed Fault Detection (분산 고장 탐지 방식을 이용한 실시간 태스크에서의 최적 체크포인터 구간 선정)

  • Kwak, Seong Woo;Yang, Jung-Min
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.26 no.3
    • /
    • pp.202-207
    • /
    • 2016
  • Checkpoint placement is an effective fault tolerance technique against transient faults in which the task is re-executed from the latest checkpoint when a fault is detected. In this paper, we propose a new checkpoint placement strategy separating data saving and fault detection processes that are performed together in conventional checkpoints. Several fault detection processes are performed in one checkpoint interval in order to decrease the latency between the occurrence and detection of faults. We address the placement method of fault detection processes to maximize the probability of successful execution of a task within the given deadline. We develop the Markov chain model for a real-time task having the proposed checkpoints, and derive the optimal fault detection and checkpoint interval.

On Designing 4-way Superscalar Digital Signal Processor Core (4-way 수퍼 스칼라 디지털 시그널 프로세서 코어 설계)

  • 김준석;유선국;박성욱;정남훈;고우석;이근섭;윤대희
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.6
    • /
    • pp.1409-1418
    • /
    • 1998
  • The recent audio CODEC(Coding/Decoding) algorithms are complex of several coding techniques, and can be divided into DSP tasks, controller tasks and mixed tasks. The traditional DSP processor has been designed for fast processing of DSP tasks only, but not for controller and mixed tasks. This paper presents a new architecture that achieves high throughput on both controller and mixed tasks of such algorithms while maintaining high performance for DSP tasks. The proposed processor, YSP-3, operates four algorithms while maintaining high performance for DSP tasks. The proposed processor, YSP-3, operates functional units (Multiplier, two ALUs, Load/Store Unit) in parallel via 4-issue super-scalar instruction structure. The performance evaluation of YSP-3 has been done through the implementation of the several DSP algorithms and the part of the AC-3 decoding algorithms.

  • PDF

Circle Detection and Approximation for Inspecting a Fiber Optic Connector Endface (광섬유 연결 종단면 검사를 위한 원형 검출과 근사화 방법)

  • Kim, Jin-Soo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.12
    • /
    • pp.2953-2960
    • /
    • 2014
  • In the field of image recognition, circle detection is one of the most widely used techniques. Conventional algorithms are mainly based on Hough transform, which is the most straightforward algorithm for detecting circles and for providing enough robust algorithm. However, it suffers from large memory requirements and high computational loads, and sometimes tends to detect incorrect circles. This paper proposes an optimal circle detection and approximation method which is applicable for inspecting fiber optic connector endface. The proposed method finds initial center coordinates and radius based on the initial edge lines. Then, by introducing the simplified K-means algorithm, the proposed method investigates a substitute-circle by minimizing the area of non-overlapped regions. Through extensive simulations, it is shown that the proposed method can improve the error rate by as much as 67% and also can reduce the computing time by as much as 80%, compared to the Hough transform provided by the OpenCV library.

Determination of the Optimal Checkpoint and Distributed Fault Detection Interval for Real-Time Tasks on Triple Modular Redundancy Systems (삼중구조 시스템의 실시간 태스크 최적 체크포인터 및 분산 고장 탐지 구간 선정)

  • Seong Woo Kwak;Jung-Min Yang
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.18 no.3
    • /
    • pp.527-534
    • /
    • 2023
  • Triple modular redundancy (TMR) systems can continue their mission by virtue of their structural redundancy even if one processor is attacked by faults. In this paper, we propose a new fault tolerance strategy by introducing checkpoints into the TMR system in which data saving and fault detection processes are separated while they corporate together in the conventional checkpoints. Faults in one processor are tolerated by synchronizing the state of three processors upon detecting faults. Simultaneous faults occurring to more than one processor are tolerated by re-executing the task from the latest checkpoint. We propose the checkpoint placement and fault detection strategy to maximize the probability of successful execution of a task within the given deadline. We develop the Markov chain model for the TMR system having the proposed checkpoint strategy, and derive the optimal fault detection and checkpoint interval.

Analysis of W-CDMA System with Smart Antenna for Angular Spread in Realistic Wideband Multipath Channel (광대역 다중경로 실측 채널에서 스마트 안테나를 적용한 광대역 CDMA 시스템의 각도퍼짐에 따른 성능분석)

  • 전준수;김철성
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.14 no.5
    • /
    • pp.527-535
    • /
    • 2003
  • In this paper, the performance of W-CDMA system with smart antenna is analyzed for angular spread in realistic wideband multipath channel. The realistic wideband channel is assumed, one of which is JTC channel model. And each multipath is assumed as a reflective wave from only one direction (only one cluster) in space. Several multipaths within one chip are distinguished into each one and the strongest signal is selected. As a result, the performance of the W-CDMA system with smart antenna in realistic wideband multipath channel has been considerably improved in proportion to the increase of angular spread.

Performance Study of Multi-core In-Order Superscalar Processor Architecture (멀티코어 순차 수퍼스칼라 프로세서의 성능 연구)

  • Lee, Jongbok
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.12 no.5
    • /
    • pp.123-128
    • /
    • 2012
  • In order to overcome the hardware complexity and performance limit problems, recently the multi-core architecture has been prevalent. For hardware simplicity, usually RISC processor is adopted as the unit core processor. However, if the performance of unit core processor is enhanced, the overall performance of the multi-core processor architecture can be further enhanced. In this paper, in-order superscalar processor is utilized as the core for the multi-core processor architecture. Using SPEC 2000 benchmarks as input, the trace-driven simulation has been performed for the number of superscalar cores between 2 and 16 and the window size of 4 to 16 extensively. As a result, the 16-core superscalar processor for the window size of 16 results in 8.4 times speed up over the single core superscalar processor. When compared with the same number of cores, the multi-core superscalar processor performance doubles that of the multi-core RISC processor.

Analysis of W-CDMA System with Smart Antenna for Different Bandwidths in Wideband Multipath Channel (광대역 다중경로 채널에서 스마트 안테나를 적용한 W-CDMA 시스템의 대역폭에 따른 성능분석)

  • 전준수;이주석 ;김철성
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.40 no.2
    • /
    • pp.47-55
    • /
    • 2003
  • In this paper, the performance of DS-CDMA system with smart antenna is analyzed for different bandwidths (1.25MHz,5MHz) and different channel environments (rural, urban) in wideband multipath channel. For the analysis of smart antenna system, the vector channel having the spatio-temporal correlation is modeled as a time-variant linear filter in time, and each multipath is assumed as a reflective wave from only one direction (only one cluster) in space. Several multipath is within one chip are distingushed into each one and the strongest signal is selected, DS-CDMA system with smart antenna using wider bandwidth present better performance than that using narrow bandwidth. It is shown that the smart antenna is more effective in urban area when using 2D-RAKE receiver.

A Study on the Han River Estuary Affected by Flood and Tide in the Ganghwa Strait (강화해협이 홍수 및 조석에 대하여 한강하류부에 미치는 영향 연구)

  • Park, Hyo-Seon;Choi, Gye-Woon;Byeon, Seong-Joon
    • Proceedings of the Korea Water Resources Association Conference
    • /
    • 2011.05a
    • /
    • pp.62-62
    • /
    • 2011
  • 한강하구지역의 강화해협은 한강, 임진강과 예성강의 강물이 흘러들어오는 하구형 수로로서 폭이 좁고, 유속이 매우 빠른 특성을 갖는다. 또한 조류(潮流)의 영향을 강하게 받아 상당량의 유량을 경기만으로 내보내고, 한강의 상류로부터 유입되는 상당량의 물질이 하구로 운반되어 침전하여 쌓이거나 하류의 외해로 배출하는 역할을 한다. 본 연구에서는 한강하류부에 위치한 강화해협의 유 무에 따른 한강과 임진강의 흐름특성 변화를 분석하였다. 수치모의를 위해 복잡한 하구지역의 물의 흐름해석이 가능한 일차원적인 모델링 도구인 MIKE 11 모형을 이용하여 정류 및 부정류 해석을 실시하였다. 상류경계조건은 홍수 시 방류량이 크게 증가하는 홍수기 유량과 조위의 영향을 많이 받는 평수기 시 유량으로 설정하였고, 하류경계조건은 평수기를 비롯하여 홍수기에도 임진강과 한강의 유량에 영향을 미치는 서해 조위로 설정하였다. 강화해협의 폐쇄에 따른 수위 변화의 영향은 홍수기 시 실제 강우 사상을 모의 하였을 때 최대 8.21% 수위가 상승하였으며, 200년 빈도 계획홍수량을 모의한 결과로는 정류 해석의 경우 최대 8.25%의 변화율을 보였고, 부정류 해석의 경우 최대 13.08%의 변화율을 보였다. 평수기는 창조기에 수위 변화가 적었던 반면 낙조기에는 창조기에 비해 수위 변동이 심하게 일어나는 것으로 나타났다. 추후 강화해협 뿐만 아니라 해양생태계의 중요한 가치를 지니고 있는 한강하구의 다른 수로에 의한 영향을 분석함으로써 수로의 중요성을 평가하고, 2차원 수치해석 등을 통한 다양한 분석을 실행하여, 홍수 및 해양환경 훼손으로부터 하구 환경을 보호하는 보다 정량적인 대응체계가 정립되어야할 것으로 사료된다.

  • PDF