Browse > Article
http://dx.doi.org/10.9708/jksci.2013.18.9.001

Parallel Implementation and Performance Evaluation of the SIFT Algorithm Using a Many-Core Processor  

Kim, Jae-Young (School of Electrical Engineering, University of Ulsan)
Son, Dong-Koo (School of Electrical Engineering, University of Ulsan)
Kim, Jong-Myon (School of Electrical Engineering, University of Ulsan)
Jun, Heesung (School of Electrical Engineering, University of Ulsan)
Publication Information
Journal of the Korea Society of Computer and Information / v.18, no.9, 2013 , pp. 1-10 More about this Journal
Abstract
In this paper, we implement the SIFT(Scale-Invariant Feature Transform) algorithm for feature point extraction using a many-core processor, and analyze the performance, area efficiency, and system area efficiency of the many-core processor. In addition, we demonstrate the potential of the proposed many-core processor by comparing the performance of the many-core processor with that of high-performance CPU and GPU(Graphics Processing Unit). Experimental results indicate that the accuracy result of the SIFT algorithm using the many-core processor was same as that of OpenCV. In addition, the many-core processor outperforms CPU and GPU in terms of execution time. Moreover, this paper proposed an optimal model of the SIFT algorithm on the many-core processor by analyzing energy efficiency and area efficiency for different octave sizes.
Keywords
Many-core processor; SIFT; parallel processing; graphics processing unit; energy efficiency; system area efficiency;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 S. Nugent, D. S. Willis, J. D. Meindl, "A hierarchical block-based modeling methodology for SoC in GENESYS." in 15th Annual IEEE International ASIC/SOC Conference, pp. 239-243, Sept. 2002.
2 Y.-M. Kim, C.-H. Hwang, C.-H. Kim, and J.-M. Kim, "Hardware Design and Implementation of a Parallel Processor for High-Performance Multimedia Processing," Journal of The Korea Society of Computer Information, Vol. 16, No. 5, pp. 1-11, 2011.   과학기술학회마을   DOI   ScienceOn
3 OpenCV (Open Source Computer Vision), http://opencv.org/
4 S. Heymann K. Muller, A. Somolic, "SIFT Implementation and Optimization for General-Purpose GPU", in 15th International Conference in Central Europe on Computer Graphics, Visualization and Computer Vision, Jan. 2007.
5 Changchang Wu, "SiftGPU: A GPU Implementation of Scale Invariant Feature Transform (SIFT)", http://cs.unc.edu/-ccwu/siftgpu/
6 D.D. Lowe, "Distinctive Image Features from Scale-Invariant Keypoints." International Journal of Computer Vision, Vol. 60, No. 2, pp. 91-110, Nov. 2004.   DOI   ScienceOn
7 G. Hua, Y. Fu, M. Turk, M. Pollefeys, Z. Zhang, "Introduction to the Special Issue on Mobile Vision." International Journal of Computer Vision, Vol.96, No.3, pp. 277-279, Feb. 2012.   DOI
8 V. Chandrasekhar, G. Takacs, D. M. Chen, S. S. Tsai, R. Grzeszczuk, B. Griod, "CHoG: Compressed histogram of gradients A Low Bit-Rate Feature Descriptor." in IEEE Conf. on Computer Vision and Pattern Recognition, pp. 2504-2511, 2009.
9 D. Genbrugge and L. Eeckhout, "Chip Multiprocessor Design Space Exploration through Statistical Simulation." IEEE Transactions on Computers Vol.58, No.12, pp.1668-1681, Dec. 2009.   DOI   ScienceOn
10 A. P. Witkin, "Scale-space filtering." in International Joint Conference of Artificial Intelligence, pp. 1019-1022, 1983.
11 B.-K. Choi, C.-H. Kim, J.-M. Kim, "Implementation of SIMD-based Many-Core Processor for Efficient Image Data Processing." Journal of The Korea Society of Computer Information, Vol. 16, No. 1, pp. 1-9, Jan. 2011   과학기술학회마을   DOI   ScienceOn
12 S. M. Chai, T. Taha, D. S. Wills, J. D. Meindl, "Heterogeneous architecture models for interconnect-motivated system design." IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.8, No.6, pp. 660-670, Dec. 2000.   DOI   ScienceOn