• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.38 no.10
• /
• pp.735-745
• /
• 2001

Processors require both intensive and extensive functional verification in their design phase due to their general purpose. The proposed random vector verification method for embedded control RISC cores meets this goal by contributing assistance for conventional methods. The proposed method proved its effectiveness during the design of CalmRISCTM-32 developed by Yonsei Univ. and Samsung. It adopts a cycle-accurate instruction level simulator as a reference model, runs simulation in both the reference and the target HDL and reports errors if any difference is found between them. Consequently, it successfully covers errors designers easily pass over and establishes other new error check points.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.26 no.2
• /
• pp.327-334
• /
• 2016

Contrary to the common belief, DRAM which is used for the main memory of various computing devices retains its content even though it is powered-off. Especially, the data-retaining time can increase if DRAM is cooled down. The Cold Boot Attack, a kind of side-channel attacks, tries to recover the sensitive information such as the cryptographic key from the powered-off DRAM. This paper proposes a new algorithm which recovers the AES key under the symmetric-decay cold-boot-attack model. In particular, the proposed algorithm uses the strategy of reducing the size of the candidate key space by testing the randomness of the extracted AES key bit stream.

• Journal of the Semiconductor & Display Technology
• /
• v.22 no.1
• /
• pp.49-53
• /
• 2023

In this paper, we propose an antirandom pattern-based test method considering power consumption to compensate for the problem that the fault coverage through random test decreases or the test time increases significantly when the DUT circuit structure is complex or large. In the proposed method, a group unit test pattern generation process and rearrangement process are added to improve the problems of long calculation time and high-power consumption, which are disadvantages of the previous antirandom test.

• The Journal of the Convergence on Culture Technology
• /
• v.8 no.6
• /
• pp.899-904
• /
• 2022

As the world becomes an aging society due to a decrease in the birth rate and an increase in life expectancy, a system for health management of the elderly population is needed. Among them, various studies on occupancy and activity types are being conducted for smart home care services for indoor health management. In this paper, we propose a random forest model that classifies activity type as well as occupancy status through indoor temperature and humidity, CO2, fine dust values and UWB radar positioning for smart home care service. The experiment measures indoor environment and occupant positioning data at 2-second intervals using three sensors that measure indoor temperature and humidity, CO2, and fine dust and two UWB radars. The measured data is divided into 80% training set data and 20% test set data after correcting outliers and missing values, and the random forest model is applied to evaluate the list of important variables, accuracy, sensitivity, and specificity.

• The Transactions of the Korea Information Processing Society
• /
• v.5 no.9
• /
• pp.2378-2387
• /
• 1998

This thesis proposes a design algorithm of an efficient space response compactor for Built-In Self-Testing of VLSI circuits. The proposed design algorithm of space compactors can be applied independently from the structure of Circuit Cnder Test. There are high hardware overhead cost in conventional space response compactors and the fault coverage is reduced by aliasing which maps faulty circuit's response to fault-free one. However, the proposed method designs space response compactors with reduced hardware overheads and does not reduce the fault coverage comparing to conventional method. Also, the proposed method can be extended to general N -input logic gate and design the most efficient space response L'Ompactors according to the characteristies of output sequence from CUT. The prolxlsed design algorithm is implemented by C language on a SUN SPARC Workstation, and some experiment results of the simulation applied to ISCAS'85 benchmark circuits with pseudo random patterns generated bv LFSR( Linear Feedback Shift Register) show the efficiency and validity of the proposed design algorithm.

• Proceedings of the Korean Society of Broadcast Engineers Conference
• /
• 2000.11b
• /
• pp.37-41
• /
• 2000

본 연구는 디지털 오디오 데이터의 전송 및 배포과정에서 필요한 워터마크기술에 관한 것이 다. 삽입 방법은 일종의 확산 스펙트럼 방식으로 특정 Key 에 의해 생성된 의사난수신호를 인간의 가청주파수모델과 오디오 신호의 특성에 따라 조작 한 후 삽입하게 된다. 이러한 주파수 조작은 데이터 은닉의 inaudibility 와 audio compression에의 견고성을 위하여 필요 한 사항이다. 워터마크 추출과정에서는 일정한 길이의 오디오 신호 앙상블 평균을 구하고, 이 신호와 워터마크와의 상호 상관함수를 구하여 워터마크의 삽입 유무를 판단하게 된다. 알고리즘의 테스트 결과 본 기술은 오디오 압축 및 오디오 조작에 강인한 것으로 나타났다.

• Proceedings of the Korean Institute of Intelligent Systems Conference
• /
• 2008.04a
• /
• pp.321-324
• /
• 2008

Type-2 퍼지 집합은 Type-1 퍼지 집합에서는 다루기 어려운 언어적인 불확실성을 더욱 효과적으로 다룰 수 있다. TSK 퍼지 로직 시스템(TSK Fuzzy Logic Systems; TSK FLS)은 Mamdani 모델과 함께 가장 널리 사용되는 FLS이다. 본 연구의 Interval Type-2 TSK FLS 모델은 전반부에서 Type-2 퍼지 집합을 이용하고 후반부는 계수가 상수인 1차식을 사용한다. 전반부의 파라미터는 오류역전파 방법(Back-propagation)을 통한 학습으로 결정되고, 후반부 파라미터(계수)들은 Least squre method(LSM)를 사용하여 결정된 값을 사용하여 모델을 구축한다. 본 논문에서는 Type-1 TSK FLS과 Type-2 TSK FLS의 성능을 가스로 공정 데이터를 적용하여 비교 분석한다. 또한 랜덤 화이트 가우시안 노이즈를 추가한 테스트 데이터를 사용하여 노이즈에 대한 성능을 분석한다.

• Proceedings of the KWS Conference
• /
• 2009.11a
• /
• pp.77-77
• /
• 2009

ELV(; End of Life Vehicles)를 비롯한 최근 환경 동향은 자동차 전장 모듈에 대하여 다양한 무연 솔더 적용을 요구하고 있다. 특히 자동차 엔진룸과 트랜스미션은 가동 중 고온 및 진동의 지속적인 영향을 받기 때문에 이와 유사한 환경에서의 신뢰성 연구가 필요한 시점이다. 이에 본 연구에서는 Sn3.5Ag, Sn0.7Cu, Sn5.0Sb 솔더 조성에 대하여 복합환경 조건하에서 접합부 신뢰성을 평가하였다. 복합환경을 구현하기 위하여 $-40{\sim}150^{\circ}C$ 범위의 온도 사이클과 랜덤 진동을 동시에 인가하였으며, 진동 가속도 3G, 진동주파수는 10~1000Hz 로 설정하여 자동차 환경을 충족하였다. 복합시험의 1 cycle 은 20 시간이며, 총 120 시간의 시험 동안 진동의 영향 및 진동과 고온이 동시에 작용하였을 경우의 영향에 대해 비교하였다. 테스트 모듈 제작을 위해 450 um 의 솔더볼이 적용되었으며, 각 조성의 솔더볼을 이용하여 BGA test chip 제작하였고, 제작된 BGA test chip 은 다시 daisy chain PCB 위에 실장 및 리플로우 공정을 통해 접합되었다. 테스트 동안 In-situ 로 저항의 변화를 관찰하여 파단의 유무를 판단하였고 전자주사현미경을 통해 파괴 기전을 평가하였다. 복합시험 시간에 따른 전단강도를 측정하였으며, 각 조성에 대하여 상이한 전단강도 변화를 관찰하였다. 계면 IMC 형상은 전단강도 변화에 영향을 주었으며, 특히 높은 온도가 IMC 성장을 촉진시켜 전단강도 감소에 영향을 주었다. 본 복합환경 시험 조건에서는 Sn0.7Cu 가 가장 안정적이었으며, 파단면을 관찰한 결과 연성파괴 모드가 관찰되었다.

• Journal of the Society of Disaster Information
• /
• v.17 no.2
• /
• pp.245-253
• /
• 2021

Purpose: This study develops a risk prediction model that predicts the risk of a fire site by using initial information such as building information and reporter acquisition information, and supports effective mobilization of fire fighting resources and the establishment of damage minimization strategies for appropriate responses in the early stages of a disaster. Method: In order to identify the variables related to the fire damage scale on the fire statistics data, a correlation analysis between variables was performed using a machine learning algorithm to examine predictability, and a learning data set was constructed through preprocessing such as data standardization and discretization. Using this, we tested a plurality of machine learning algorithms, which are evaluated as having high prediction accuracy, and developed a risk prediction model applying the algorithm with the highest accuracy. Result: As a result of the machine learning algorithm performance test, the accuracy of the random forest algorithm was the highest, and it was confirmed that the accuracy of the intermediate value was relatively high for the risk class. Conclusion: The accuracy of the prediction model was limited due to the bias of the damage scale data in the fire statistics, and data refinement by matching data and supplementing the missing values was necessary to improve the predictive model performance.

• Journal of Information Technology Application
• /
• v.3 no.4
• /
• pp.119-134
• /
• 2001

Improving software product quality is a key to increasing user satisfaction and to achieving competitive edge. There are two approaches to assure high software product quality; development process-oriented and product-oriented. There have been many efforts for improving software quality through process certification, for example, CMM, ISO 9000 family, ISO/IEC 12207, SPICE and Bootstrap. However, a good process alone cannot guarantee good product quality. A need for the evaluation of software product quality by an independent third party is growing rapidly for several reasons. We are concerned with an application of Statistical Quality Control (SQC) to the evaluation of software product quality to obtain the efficiency of evaluation processes and the objectivity of evaluation results. Methods for selecting test cases using a random sampling approach have been discussed and methods for selecting acceptance criteria with respect to software product quality have also been suggested.